U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Electronics

Semiconductors

Search Publications

Search Title, Abstract, Conference, Citation, Keyword or Author
  • Published Date
Displaying 176 - 200 of 751

Towards reliable RRAM performance: macro- and microscopic analysis of operation processes

November 9, 2017
Author(s)
Gennadi Bersuker, Dmitry Veksler, David M. Nminibapiel, Pragya Shrestha, Jason Campbell, Jason Ryan, Helmut Baumgart, Maribeth Mason, Kin P. Cheung
Resistive RAM technology promises superior performance and scalability while employing well- developed fabrication processes. Conductance is strongly affected by structural changes in oxide insulators that make cell switching properties extremely sensitive

Microwave Evaluation of Electromigration Susceptibility in Advanced Interconnects

November 1, 2017
Author(s)
Yaw S. Obeng, Kin P. Cheung, Dmitry Veksler, Christopher E. Sunday
Traditional metrology has been unable to adequately address the needs of emerging integrated circuits (ICs) at the nano scale; thus, new metrology and techniques are needed. For example, the reliability challenges in fabrication need to be well understood

Local field effect on charge-capture/emission dynamics

October 30, 2017
Author(s)
Kin P. Cheung, Dmitry Veksler, Jason P. Campbell
Charge-capture/emission is ubiquitous in solid state devices. Its dynamics often play critical roles in device operation and reliability. Treatment of this basic process is found in many text books and is considered well understood. As in many solid state

3D Nanometrology Based on SEM Stereophotogrammetry

September 18, 2017
Author(s)
Vipin N. Tondare, John S. Villarrubia, Andras Vladar
Three-dimensional (3D) reconstruction of a sample surface from scanning electron microscope (SEM) images taken at two perspectives has been known for decades. However, this method has not been widely used in the semiconductor industry for 3D measurements

Strain Measurement of 3D Structured Nanodevices by EBSD

August 20, 2017
Author(s)
William A. Osborn, Lawrence H. Friedman, Mark D. Vaudin
We present a new methodology to accurately measure strain magnitudes from 3D nanodevices using Electron Backscatter Diffraction (EBSD). Because the dimensions of features on these devices are smaller than the interaction volume for backscattered electrons

Interface Engineering for Nanoelectronics

August 16, 2017
Author(s)
Christina A. Hacker, Robert C. Bruce, Sujitra J. Pookpanratana
Innovation in the electronics industry is tied to interface engineering as devices increasingly incorporate new materials and shrink. Molecular layers offer a versatile means of tuning interfacial electronic, chemical, physical, and magnetic properties

Structural and electrical analysis of epitaxial 2D/3D vertical heterojunctions of monolayer MoS2 on GaN

August 4, 2017
Author(s)
Albert Davydov, Terrance P. O'Regan, Andrew A. Herzing, Dimitry Ruzmetov, Robert A. Burke, Kehao Zhang, A. Glen Birdwell, DeCarlos Taylor, E Byrd, Joshua A. Robinson, Tony G. Ivanov, M R. Neupane, S D. Walck
Integrating two-dimensional (2D) and three-dimensional (3D) semiconductors to realize vertical heterojunctions with novel electronic and optoelectronic properties is gaining interest from the device community. In this study, we utilize an approach that

Comprehensive Capacitance-Voltage Simulation and Extraction Tool Including Quantum Effects for High-k on SixGe1􀀀x and InxGa1􀀀xAs: Part II - Fits and Extraction from Experimental Data

July 21, 2017
Author(s)
Sarkar Anwar, William Vandenberghe, Gennadi Bersuker, Dmitry Veksler, Giovanni Verzellesi, Rohit Galatage, Creighton Buie, Adam Barton, Eric Vogel, Christopher Hinkle
Capacitance-voltage (C-V) measurement and analysis is highly useful for determining important information about metal-oxide-semiconductor (MOS) gate stacks. Parameters such as the equivalent oxide thickness (EOT), substrate doping density, flatband voltage

Comprehensive Capacitance-Voltage Simulation and Extraction Tool Including Quantum Effects for High-k on SixGe1􀀀x and InxGa1􀀀xAs: Part I - Model Description and Validation

July 21, 2017
Author(s)
Sarkar Anwar, William Vandenberghe, Gennadi Bersuker, Dmitry Veksler, Giovanni Verzellesi, Creighton Buie, Eric Vogel, Christopher Hinkle
High-mobility alternative channel materials to silicon are critical to the continued scaling of metal-oxidesemiconductor (MOS) devices. The analysis of capacitancevoltage (C-V) measurements on these new materials with highk gate dielectrics is a critical

Rapid Wafer-Scale Growth of Polycrystalline 2H-MoS2 by Pulsed Metalorganic Chemical Vapor Deposition

July 12, 2017
Author(s)
Berc Kalanyan, William A. Kimes, Ryan Beams, Stephan J. Stranick, Elias J. Garratt, Irina Kalish, Albert Davydov, Ravindra Kanjolia, James E. Maslar
High volume manufacturing of devices based on transition metal dichalcogenide (TMD) ultra-thin films will require deposition techniques that are capable of reproducible wafer-scale growth with monolayer control. To date, TMD growth efforts have largely

Towards single atom devices for quantum information and metrology: weak localization in embedded phosphorus delta layers in silicon

June 29, 2017
Author(s)
Joseph A. Hagmann, Xiqiao Wang, Pradeep N. Namboodiri, Jonathan E. Wyrick, Roy E. Murray, Michael D. Stewart, Richard M. Silver, Curt A. Richter
The key building block for devices based on the deterministic placement of dopants in silicon is the formation of phosphorus dopant monolayers and the overgrowth of high quality crystalline Si. Lithographically defined dopant delta-layers can be formed

The Impact of Organic Additives On Copper Trench Microstructure

June 28, 2017
Author(s)
James B. Marro, Chukwudi A. Okoro, Yaw S. Obeng, Kathleen C. Richardson
Organic additives are typically used in the pulse electrodeposition of copper (Cu) to prevent void formation during the filling of high aspect ratio features. In this work, the role of bath chemistry as modified by organic additives was investigated for

Trion Valley Coherence in Monolayer Semiconductors

May 22, 2017
Author(s)
Kai Hao, Lixiang Xu, Wu Fengcheng, Philip Nagler, Kha Tran, Xin Ma, Tobias Korn, Allan H. MacDonald, Xiaoqin Li, Galan Moody
The emerging field of valleytronics aims to exploit the valley pseudospin of electrons residing near Bloch band extrema as an information carrier. Recent experiments demonstrating optical generation and manipulation of exciton valley coherence (the
Was this page helpful?