Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

CHIPS R&D Digital Twin Data Interoperability Standards Workshop

Digital Twin Data Interoperability Standards
Credit: A. Kim / NIST / Adobe Stock

The CHIPS Research and Development Office’s Digital Twin Data Interoperability Standards Workshop will be held as a hybrid virtual and in-person event at the NIST National Cybersecurity Center of Excellence (NCCoE) conference facility in Rockville, MD from 8:30 a.m. to 5:30 p.m. Eastern Time on April 4, 2024, and 8:30 am to 12:30 pm on April 5, 2024. This one and one-half day hybrid event provides an opportunity to network and exchange ideas with thought leaders across the sector. This event will bring together technical experts from industry, academia, standards setting organizations, and industry alliances to identify community priorities for specific standards efforts. The workshop aims to foster collaboration, coordination, and innovation within the semiconductor industry's standards community. 

Digital twins in manufacturing enable proactive decision-making, predictive maintenance, scenario testing, and collaboration among stakeholders, etc. This workshop will focus on standards needs for a specific use case, application of a digital twin for manufacturing in the chiplet - packaging module. Participants will discuss the potential for digital twin technologies to drive progress in the semiconductor and microelectronics industry, and the role of data interoperability standards for digital twins in the semiconductor manufacturing ecosystem. Factors to be considered in identifying standards priorities include potential for broad impact, feasibility for accelerated development, and suitability for various standards development channels, including through alliances, incubators and accelerators, and standards setting organizations.

The workshop will feature plenary, panel, and interactive breakout sessions. Participants are expected to collaborate and discuss key questions and topics that will shape future data interoperability technical standards activities. The questions that will be considered include, but are not limited to:

  • What are the advantages of digital twins in the semiconductor manufacturing ecosystem?
  • What data are relevant to digital twins in semiconductor manufacturing? 
  • Among those data what are the key interoperability needs? 
  • What standards currently exist to meet those needs? 
  • What standards are missing to enable the required interoperability?

Key findings will be published in a post-workshop report and will inform standards planning efforts across the semiconductor innovation ecosystem and within the CHIPS R&D Office.

Click on the green “Register” tab on right side of this page to register for the workshop. The draft agenda is located on the “Agenda” tab, which will be updated as the event nears.

We encourage interested stakeholders, industry representatives, and standards setting organizations to actively participate in this pivotal event. We welcome both domestic and international participation, as fostering global collaboration and enriching the discussions on advancing semiconductor standards and innovation are paramount to success. 

Join us at the CHIPS R&D Digital Twin Data Interoperability Standards Workshop as we collaboratively shape the future of semiconductor and microelectronics standards, foster innovation, and advance the industry together. 

Note that a related workshop focused on semiconductor supply chain trust and assurance data standards will be held April 2-3, 2024, at the same venue. Information regarding this related workshop (separate registration required) can be found on the event website for those who may want to attend both events.

The CHIPS Research and Development (R&D) Office held a series of events to obtain public input from stakeholders on standards priorities for the semiconductor sector. At the inaugural CHIPS R&D Standards Summit in Washington, DC in September 2023, private sector thought leaders provided broad input on strategic priorities as detailed in the Summary Report. Some of the recommendations included exploring standards opportunities within specific technical priority areas and metrics to strengthen the link between research and standards. A series of follow-on technical workshops were held in December 2023, April 2024, and June 2024 to explore these recommendations from the Summit. Each workshop was organized by a diverse planning committee and featured a mix of presentations from experts in the field followed by interactive breakout discussion sessions. These events assembled technical experts from the semiconductor industry, academia, standards setting/development organizations (SSOs /SDOs), industry alliances, and government to discuss opportunities in the semiconductor community for the following areas:

  1. Chiplets Interfaces Technical Standards                                                  December 12-13, 2023
  2. Digital Twin Technical Standards                                                               December 14-15, 2023
  3. Semiconductor Supply Chain Trust and Assurance Data Standards              April 2-3, 2024
  4. Digital Twin Data Interoperability Standards                                                        April 4-5, 2024
  5. Standardization Readiness Level                                                                                June 4-5, 2024

In the first two workshops in December 2023, participants discussed the potential for chiplet-based architectures and digital twin applications, respectively, to drive progress in the semiconductor industry and the role of standards for enabling innovation. Two follow-on workshops were held in April 2024 to identify the data standards needed to assure secure electronics supply chains and to further refine the priorities for digital twin data interoperability standards, respectively. In the fifth workshop, participants discussed whether well-defined standardization readiness level metrics, tailored for use in semiconductor standards development, could serve as a crucial guide for determining if and when research outcomes should be integrated into voluntary industry standards activities. More complete event descriptions can be found on the web pages for each workshop (links provided above).

The first four workshops focused on identifying community standards opportunities in technical priority areas identified by industry during the Summit. During each workshop, participants debated, consolidated, and used interactive polling to upvote the top standards ideas for the technical focus area being discussed. The top standards needs identified by participants during each workshop are listed below.

1.Chiplets Interfaces Standards Needs:

  • System optimization (modeling, simulation, and testing standards)
  • Security and traceability testing standards
  • General testing and verification standards (outside of security)
  • Interconnection protocol 
  • Chiplet abstraction (e.g., process design kits (PDKs))

2. Digital Twin for Semiconductor Manufacturing Standards Needs:

  • Interoperability (data models, digital twin interfaces, digital twins communicating with other digital twins)
  • Digital twin taxonomy and definitions
  • Security (data provenance, traceability, digital thread)
  • Testing, validation, verification (reliability testing, uncertainty verification, benchmark testing, methodologies, creation of new metrics)
  • Existing standards (database of standards, analysis of standards, governance)

3. Semiconductor Supply Chain Trust and Assurance Data Standards Needs:

  • Semantic definitions, assets, and standards to support traceability and provenance of semiconductor materials and data, both in the physical and virtual space, across the entire product lifecycle.
  • Develop an updated, more accessible, parameterized database of existing supply chain trust and assurance data standards (e.g., taxonomy, matrix, graph, analytic tool, etc.).
  • More precise, scalable, and diverse methods and identifiers for traceability (this enables more credible provenance).
  • Develop an umbrella/macro-level framework for aligning standardization activities across the semiconductor supply chain.
  • Standardized format/architecture/security/automated key management/proof of authority/ identify verification and management for sustainment chains, distributed ledgers

4. Digital Twin Data Interoperability Standards Needs:

  • Develop a shared hierarchical relationship of digital twin systems (mesh/context and layers of detail/granularity/resolution). Develop a roadmap for standards [may use the International Roadmap for Devices and Systems (IRDS), smart manufacturing section, as a starting point].
  • New and/or standard methods for communicating accuracy difference/uncertainty between the real event (i.e., actual metrology) and the predictions from the digital twin (i.e., virtual metrology). 
  • Clear definition of context-specific interfaces. 
  • Global, automated, cryptographic identifiers and key management infrastructure (to ensure seamless, zero trust cybersecurity for digital twins across domains).
  • Standard for tracing/attributing changes to data as it travels through the supply chain.

5. Standardization Readiness Level Framework and Scale Recommendations:

  • A consensus framework would help inform standards strategies for emerging semiconductor technologies and should be further developed.
  • An existing, notional NIST standardization readiness framework—with elements of technology, market, and community—provides a good baseline of considerations that are also applicable to semiconductor standards development.
  • The NIST framework should be expanded to include best-practices for community-building, including highlighting the role of incubators and accelerators in providing opportunities to collaborate on pre-standardization activities. 
  • A simple-to-use standardization readiness level scale would be useful for understanding and communicating the standards process and lifecycle.

Workshop participants across all five workshops also made broad recommendations for the semiconductor standards community. A summary of some of the key recommendations from the participants are provided below:

  • An alliance of standards setting and development organizations would help to guide the development of standards for the semiconductor industry. Some of the proposed activities of the alliance could include:
    • Developing and maintaining a semiconductor standards roadmap
    • Convening industry to identify priorities, inform roadmaps, form working groups, etc. 
    • Developing and maintaining standards registries
  • A critical assessment of existing standards across all major topic areas of the first four workshops (i.e., chiplets, digital twins, digital twin data interoperability, supply chain trust and assurance data) is needed to avoid duplication or siloed standards efforts. This would be assisted by having standards registries.
  • Standards education must be emphasized at all levels in the semiconductor supply chain and should serve broad audiences (e.g., technical experts, fab operators, workforce developers, finance specialists, executives, etc.)
  • The CHIPS R&D programs and institutes should consider how to support semiconductor standards development activities.

More information about each of these standards needs, recommendations, and other key findings from each workshop will be detailed in forthcoming reports that will be posted on each workshop event page. 

James Moyne

University of Michigan 
Dave HuntleyPDF Solutions
Kamaljeet GhotraPDF Solutions
Dan Gamota Jabil 
Paul Trio SEMI Standards 
Matt Kelly   IPC
Gretchen Greene NIST
Michael Pease   NIST
Mary BednerCHIPS R&D Program 
Yaw Obeng  CHIPS R&D Program 
Jan ObrzutCHIPS R&D Program 

April 4: 8:30 AM – 5:30 PM

TIME

TOPIC

PRESENTER

7:30 – 8:30 AM

Check-In

 

8:30 – 8:50 AM

Introduction (Review logistics / agenda / workshop objectives)

Yaw Obeng or Jan Obrzut 
(CHIPS R&D)

8:50 – 9:05 AM

CHIPS Manufacturing USA Introduction

Eric Forsythe (CHIPS R&D)

9:05 – 10:30 AM

Panel 1: Define the landscape, scope, and focus of digital twins in semiconductor manufacturing standardization efforts

1. Kemaljeet Ghotra (PDF Solutions)

2. James Moyne (U. Michigan)

3. Ben Davaji (Northeastern U.) (Virtual)

4. Serge Leef (Microsoft)

5. Gurtej Sandhu (Micron)

6. Victor Zhirnov (SRC)

10:30 – 10:45 AM

Networking Break

 

10:45 – 11:45 AM

Breakout Session 1

Led by facilitators

11:45 – 12:00 PM

Report Out from Breakout Session 1

Facilitators with workshop participants

12:00 – 1:15 PM

Lunch

 

1:15 – 2:15 PM

Panel 2: Define the communication and data exchange challenges that need to be addressed through standardization 

1. Gretchen Greene (NIST)

2. Alan Weber (PDF/Cimetrix) (Virtual)

3. Larry Pileggi (CMU)

2:15 – 3:15 PM

Breakout Session 2

Led by facilitators

3:15 – 3:30 PM

Report Out  from Breakout Session 2

Facilitators with workshop participants

3:30 – 3:45 PM

Networking Break

 

3:45 – 4:30 PM

Panel 3: Define the governance and security challenges that need to be addressed through standardization

1. Guodong Shao (NIST)

2. James Moyne (U. Michigan)

3. Sameer Kher (ANSYS)

4. Mike Pease (NIST)

5. Mike Coner (Blockcity/ASTM) (Virtual)

 

4:30 – 5:00 PM

Breakout Session 3

Led by facilitators

5:00 – 5:15 PM

Report Out from Breakout Session 3

Facilitators with workshop participants

5:15 – 5:30 PM

Day 1 Summary of Initial Priorities

Led by facilitators

5:30 PM

Adjourn

 

April 5: 8:30 AM – 12:30 PM

TIME

TOPIC

PRESENTER

8:30 – 8:40 AM

CHIPS Manufacturing USA Perspective

Robert Rudnitsky

(Manufacturing USA)

8:40 – 9:30 AM

Panel 4: Summary discussion/takeaways from Day 1

1. Melissa Grupen-Shemansky (SEMI)

2. Mike Pease (NIST)

3. Taffy Kingscott (IBM)

9:30 – 10:15 AM

Breakout Session 4: Discuss standards opportunities and priorities for developing a community action plan

Led by facilitators

10:15 – 10:30 AM 

Networking Break

 

10:30 – 11:30 AM

Consolidation and Discussion of Priorities

Facilitators with workshop participants

11:30 – 11:45 AM

Networking Break

 

11:45 – 12:30 PM

Ranking of Priorities and Discussion of Next Steps:

Drafting initial recommendations for digital twin date interoperability standards roadmap

Facilitators with Yaw Obeng & Jan Obrzut (CHIPS R&D)

12:30 PM

End of Workshop - Adjourn

 

*Visitor Access Requirement: 

For Non-US Citizens:  Please have your valid passport for photo identification. 

For US Permanent Residents: Please have your green card for photo identification. 

For US Citizens: Please have your state-issued driver's license. Regarding Real-ID requirements, all states are in compliance or have an extension through May 2025. 

NIST also accepts other forms of federally issued identification in lieu of a state-issued driver's license, such as a valid passport, passport card, DOD's Common Access Card (CAC), Veterans ID, Federal Agency HSPD-12 IDs, and Military Dependents ID. 

Created January 26, 2024, Updated November 25, 2024