Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

CHIPS R&D Standardization Readiness Level Workshop

CHIPS R&D Standardization Readiness Level Workshop
Credit: Andrew Kim

CHIPS R&D Standardization Readiness Level (StRL) Workshop

June 4-5, 2024

The CHIPS Research and Development Office’s Standardization Readiness Level (StRL) Workshop will be held as a hybrid virtual and in-person event at the Department of Commerce NIST campus in Boulder, CO from 9:00 a.m. to 5:00 p.m. Mountain Time June 4, 2024, and 9:00 am to 1:00 pm June 5, 2024.  This event will bring together technical experts from industry, academia, standards developing organizations, and industry alliances to consider community perspectives on metrics for standardization readiness.

Currently, StRL is a nascent conceptual framework that provides a structured approach to inform a standardization strategy for a given technology area through exploration of the elements of technology, metrology, market, and community. Considerations can include technology maturity, market community commitment and expressed need, the availability and willingness of an expert community to develop standards, the state of the requisite measurement science, the readiness of the user community to adopt standards if they existed, and the value proposition of the potential standard given the state of the market. NIST has been working with international standards working groups to define an StRL scale and apply it to other critical and emerging technology areas. This workshop will explore whether a well-defined StRL framework, tailored for use in semiconductor standards development, could serve as a crucial guide for determining if research outcomes should be integrated into voluntary industry standards activities.

This one and one-half day hybrid event provides an opportunity to network and exchange ideas with thought leaders across the sector. Both Day One and Day Two will feature plenary and panel sessions with renowned speakers, followed by interactive breakout sessions focusing on defining an StRL framework and its application to semiconductor-relevant technologies. Questions that will be considered include:

  • What considerations would best inform the readiness of the technology, community, and market for embarking on a standards effort?
  • Can a simple StRL framework with specific levels and criteria be established based on the technology, metrology, community, and market considerations? Is anything missing that should be considered?
  • How can an overall StRL assessment of an opportunity for standards development be made based on the outcomes of the technology, metrology, community, and market considerations?
  • How can the alignment between Technology Readiness Level (TRL), Manufacturing Readiness Level (MRL), and Standardization Readiness Level (StRL) be utilized to identify strategic standards opportunities, and how might this draw relevant TRL and MRL experts into the discussion?
  • How can an StRL framework enhance communication and collaboration among researchers and SDOs?
  • How can an StRL framework be integrated into the processes of SDOs?

The draft agenda is located on the “Agenda” tab and will be updated as the event nears. Key findings will be published in a post-workshop report and will inform standards planning efforts across the semiconductor innovation ecosystem and within the CHIPS R&D Office.

We encourage interested stakeholders, industry representatives, and standards developing organizations to participate actively in this pivotal event. We welcome both domestic and international participation, as fostering global collaboration and enriching the discussions on advancing semiconductor standards and innovation are paramount to success.

Join us at the CHIPS R&D Standardization Readiness Level (StRL) Workshop as we collaboratively shape the future of semiconductor and microelectronics standards, foster innovation, and advance the industry as a whole.

AGENDA

DAY 1: 9:00 am – 5:00 pm 

TIME 

TOPIC 

PRESENTER 

8:00 am – 9:00 am

Check-In 

 

9:00 am – 9:20 am

Introduction

CHIPS R&D Leader

9:20 am – 9:35 am

Welcome/CHIPS R&D Introduction 

CHIPS R&D Leader

9:35 am – 10:00 am

Keynote

Invited technical expert

10:00 am - 10:45 am

Panel 1

Invited technical experts

10:45 am - 11:00 am

Networking Break

 

11:00 am - 11:45 am

Breakout Session 1

Led by contracted facilitators 

11:45 am – 12:00 pm

Report Out from Breakout Session 1

Workshop participants 

12:00 pm - 1:30 pm

Lunch 

 

1:30 pm – 2:00 pm

Keynote

Invited technical expert

2:00 pm - 2:45 pm

Breakout Session 2

Led by contracted facilitators 

2:45 pm – 3:00 pm

Report Out from Breakout Session 2

Workshop participants 

3:00 pm - 3:15 pm

Networking Break 

 

3:15 pm - 3:45 pm

PANEL 3

Invited technical experts

3:45 pm - 4:30 pm

Breakout Session 3

Led by contracted facilitators 

4:30 pm - 4:45 pm

Report Out from Breakout Session 3 

Workshop participants 

4:45 pm - 5:00 pm

Day 1 wrap-up

CHIPS R&D Leader

5:00 pm

Adjourn 

 

 

DAY 2: 9:00 am – 1:00 pm

TIME 

TOPIC 

PRESENTER 

9:00 am – 9:10 am

Introduction (Review agenda / logistics) 

CHIPS R&D Leader

9:10 am – 9:25 am

Keynote

Invited technical expert

9:25 am – 9:40 am

Recap, Day 1

Invited technical experts

9:40 am – 10:00 am

Panel 4

Invited technical experts

10:00 am – 10:45 am

Breakout 4

Led by contracted facilitators

10:45 am – 11:00 am

Report out from Breakout Session 4

Workshop participants 

11:00 am – 11:15 am

Networking Break

 

11:15 am – 12:00 pm

Breakout 5

Outcome: A definition for a Standardization Readiness Level scale

Led by contracted facilitators

12:00 pm – 12:15 pm

Report out from Breakout Session 5

Workshop participants 

12:15 pm – 12:30 pm

Networking Break

 

12:30 pm – 12:50 pm

Recap, Workshop

Invited technical experts

 

12:50 pm –1:00 pm

Discuss Next Steps 

CHIPS R&D Leader

1:00 pm

End of workshop - adjourn 

 

 

*Visitor Access Requirement: 

For Non-US Citizens:  Please have your valid passport for photo identification. 

For US Permanent Residents: Please have your green card for photo identification. 

For US Citizens: Please have your state-issued driver's license. Regarding Real-ID requirements, all states are in compliance or have an extension through May 2025. 

NIST also accepts other forms of federally issued identification in lieu of a state-issued driver's license, such as a valid passport, passport card, DOD's Common Access Card (CAC), Veterans ID, Federal Agency HSPD-12 IDs, and Military Dependents ID. 

Created April 22, 2024, Updated May 20, 2024