Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Search Publications by: Michael Gaitan (Assoc)

Search Title, Abstract, Conference, Citation, Keyword or Author
Displaying 201 - 225 of 327

MEMS Standardization

December 31, 2000
Author(s)
Michael Gaitan
Standardization and metrology are critical infrastructure needs for the MEMS industry. These needs incluse standard test structures and test methods, and standard reference materials. In addition to this, new protocols to disseminate standards and test

Control of Flow Direction in Microfluidic Devices with Polyelectrolyte Multilayers

December 1, 2000
Author(s)
S L. Barker, David J. Ross, Michael J. Tarlov, Michael Gaitan, Laurie E. Locascio
Electroosmotic flow (EOF) is commonly utilized in microfluidics. Because the direction of the EOF can be determined by the substrate surface charge, control of the surface chemical state offers the potential, in addition to voltage control, to direct the

Quasi-TEM Characteristic Impedance of Micromachined CMOS Coplanar Waveguides

May 5, 2000
Author(s)
Mehmet Ozgur, V. Milanovic, C. A. Zincke, Michael Gaitan, Mona E. Zaghloul
Micromachined coplanar waveguides fabricated in CMOS technology consist of glass-encapsulated finite-thickness metal conductor strips, fully suspended by selective etching of the silicon substrate. Determination of the quasi-TEM mode characteristic

Derivatization of Plastic Microfluidic Devices With Polyelectrolyte Multilayers

May 1, 2000
Author(s)
S L. Barker, Michael J. Tarlov, M L. Branham, J Xu, William A. MacCrehan, Michael Gaitan, Laurie E. Locascio
Microchannels fabricated in plastic materials by room temperature imprinting demonstrate large variability in surface charge as a result of the fabrication procedure. Surface charged groups are primarily localized on the channel walls and not on the

IC Test Structures for Multi-Layer Interconnect Stress Determination

January 1, 2000
Author(s)
S. A. Smee, Michael Gaitan, Donald B. Novotny, Yogendra K. Joshi, David L. Blackburn
A new method for measuring strain in multi-layer IC interconnects is presented. This method utilizes process compatible micromachined test structures and is applied to the determination of longitudinal interconnect stress in a standard dual-metal-layer

High Q Backside Micromachined CMOS Inductors

August 1, 1999
Author(s)
Mehmet Ozgur, Mona E. Zaghloul, Michael Gaitan
Spiral inductors that are fabricated through a CMOS process, are micromachined by using a new post-processing procedure. In this new technique, the inductors are supported mechanically prior to etching with a low-loss host superstrate, and the silicon