Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

IC Test Structures for Multi-Layer Interconnect Stress Determination

Published

Author(s)

S. A. Smee, Michael Gaitan, Donald B. Novotny, Yogendra K. Joshi, David L. Blackburn

Abstract

A new method for measuring strain in multi-layer IC interconnects is presented. This method utilizes process compatible micromachined test structures and is applied to the determination of longitudinal interconnect stress in a standard dual-metal-layer CMOS process. Strain measurements are shown to be consistent for an array of similar test structures, and stress values, calculated from constitutive relations, are in good agreement with published results.
Citation
IEEE Electron Device Letters
Volume
21
Issue
1

Keywords

CMOS, IC, interconnect, micromachined, strain, stress, test structures

Citation

Smee, S. , Gaitan, M. , Novotny, D. , Joshi, Y. and Blackburn, D. (2000), IC Test Structures for Multi-Layer Interconnect Stress Determination, IEEE Electron Device Letters (Accessed December 2, 2024)

Issues

If you have any questions about this publication or are having problems accessing it, please contact reflib@nist.gov.

Created December 31, 1999, Updated October 12, 2021