April 1, 2013
Author(s)
Joan Boyar, Philip Matthews, Rene Peralta
A new technique for combinational logic optimization is described. The technique is a two-step process. In the rst step, the non-linearity of a circuit as measured by the number of non-linear gates it contains is reduced. The second step reduces the number