NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.
Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.
An official website of the United States government
Here’s how you know
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
EVALUATING METHODS OF SHIPPING THIN SILICON WAFERS FOR 3D STACKED APPLICATIONS
Published
Author(s)
Richard A. Allen, Urmi Ray, Vidhya Ramachandran, Iqbal Ali, David T. Read, Andreas Fehk¿hrer, J¿rgen Burggraf
Abstract
An experiment was performed to develop a method for choosing appropriate packaging for shipping 300 mm silicon wafers thinned to 100 µm or less for three-dimensional stacked integrated circuits (3DS-ICs). 3DS-ICs hold the promise of improved performance and/or lower power consumption for a given function by combining multiple chips into a 3D structure. However wafers thinned to 100 µm or less, which may be sourced from fabrication facilities anywhere in the world, must be collected in a single location for integration into 3D stacks. The methods evaluated were based on the procedure specified in ISO 2248:1985 Packaging Complete, filled transport packages Vertical impact test by dropping. Four types of wafer packaging systems were tested. Wafers 50 µm and 100 µm thick and drop heights of 800 mm and 1200 mm were selected. A few wafers fractured during some of the tests, mainly those wafers with significant edge defects.
Allen, R.
, Ray, U.
, Ramachandran, V.
, Ali, I.
, Read, D.
, Fehk¿hrer, A.
and Burggraf, J.
(2012),
EVALUATING METHODS OF SHIPPING THIN SILICON WAFERS FOR 3D STACKED APPLICATIONS, International Wafer-Level Packaging Conference, San Jose, CA, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=912462
(Accessed October 14, 2025)