Skip to main content

NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.

Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.

U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Elimination of Effects Due to Patterning Imperfections in Electrical Test Structures for Submicrometer Feature Metrology

Published

Author(s)

Richard A. Allen, Michael W. Cresswell
Citation
Solid-State Electronics
Volume
35
Issue
3

Citation

Allen, R. and Cresswell, M. (1992), Elimination of Effects Due to Patterning Imperfections in Electrical Test Structures for Submicrometer Feature Metrology, Solid-State Electronics (Accessed November 4, 2025)

Issues

If you have any questions about this publication or are having problems accessing it, please contact [email protected].

Created December 30, 1992, Updated October 12, 2021
Was this page helpful?