Cassard, J.
and Vernier, P.
(2007),
Electro-physical Technique for Post-fabrication Measurements of CMOS Process Layer Thicknesses, Journal of Research (NIST JRES), National Institute of Standards and Technology, Gaithersburg, MD, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=32592
(Accessed December 14, 2024)