Skip to main content

NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.

Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.

U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Unusual Bias Temperature Instability in SiC DMOSFET

Published

Author(s)

Zakariae Chbili, Kin P. Cheung, Jason P. Campbell, John S. Suehle, D. E. Ioannou, Aivars Lelis, Sei-Hyung Ryu

Abstract

We observe an unusual instability in the SiC DMOSFET transistor characteristics. From a series of bias conditions at elevated temperatures, we conclude that a high density of hole traps in the oxide near the SiO2/SiC interface are responsible.
Proceedings Title
International Integrated Reliability Workshop Final Report
Conference Dates
October 14-17, 2013
Conference Location
Stanford Sierra Camp, CA
Conference Title
2013 IEEE International Integrated Reliability Workshop

Keywords

SiC, DMOSFET, BTI

Citation

Chbili, Z. , Cheung, K. , Campbell, J. , Suehle, J. , Ioannou, D. , Lelis, A. and Ryu, S. (2014), Unusual Bias Temperature Instability in SiC DMOSFET, International Integrated Reliability Workshop Final Report, Stanford Sierra Camp, CA, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=914921 (Accessed October 28, 2025)

Issues

If you have any questions about this publication or are having problems accessing it, please contact [email protected].

Created March 3, 2014, Updated February 19, 2017
Was this page helpful?