Skip to main content

NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.

Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.

U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Parallax Measurements of Integrated Circuit Interconnects Using a Scanning Transmission Electron Microscope

Published

Author(s)

Zachary H. Levine, J J. Gao, S Neogi, T M. Levin, J H. Scott, Steven E. Grantham

Abstract

At 300 ke V scanning transmission electron microscope was used to obtain tilt-series images of two two-level copper integrated circuit samples. The center-to-center layer spacing obtained from the tilt series showed internal consistency at the level of 15%, and external validity at the level of 20%.
Citation
Journal of Applied Physics
Volume
93
Issue
No. 4

Keywords

electron microscope, integrated circuit interconnect, parallax, tilt-series

Citation

Levine, Z. , Gao, J. , Neogi, S. , Levin, T. , Scott, J. and Grantham, S. (2003), Parallax Measurements of Integrated Circuit Interconnects Using a Scanning Transmission Electron Microscope, Journal of Applied Physics (Accessed October 27, 2025)

Issues

If you have any questions about this publication or are having problems accessing it, please contact [email protected].

Created February 1, 2003, Updated February 17, 2017
Was this page helpful?