Experimental investigation of the dielectric-semiconductor interface with scanning capacitance microscopy
Jihui Yang, Joseph Kopanski, A Postula, M Bialkowski
An experimental investigation of how interface states effect scanning capacitance microscopy (SCM) measurements is presented. Different sample polishing procedures were used to make SCM samples that would have different interface state densities, but identical oxide thicknesses. By comparing SCM signals of these samples, the effect of interface states could be singled out. The interface states of these SCM samples were found to have an amphoteric energy distribution. The magnitude of the maximum SCM signals (maximum dC/dV in dC/dV versus dc bias, Vdc, plots) is independent of the interface-trapped charges, while the full width at half maximum (FWHM) of the dC/dV-Vdc curves is broadened with the interface states. The physics of SCM interface states effect is also discussed.
dielectric, interface trapped charge, scanning capacitance microscopy, SiO2, surface states
, Kopanski, J.
, Postula, A.
and Bialkowski, M.
Experimental investigation of the dielectric-semiconductor interface with scanning capacitance microscopy, Microelectronics Reliability, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=31737
(Accessed December 11, 2023)