Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Experimental investigation of the dielectric-semiconductor interface with scanning capacitance microscopy

Published

Author(s)

Jihui Yang, Joseph Kopanski, A Postula, M Bialkowski

Abstract

An experimental investigation of how interface states effect scanning capacitance microscopy (SCM) measurements is presented. Different sample polishing procedures were used to make SCM samples that would have different interface state densities, but identical oxide thicknesses. By comparing SCM signals of these samples, the effect of interface states could be singled out. The interface states of these SCM samples were found to have an amphoteric energy distribution. The magnitude of the maximum SCM signals (maximum dC/dV in dC/dV versus dc bias, Vdc, plots) is independent of the interface-trapped charges, while the full width at half maximum (FWHM) of the dC/dV-Vdc curves is broadened with the interface states. The physics of SCM interface states effect is also discussed.
Citation
Microelectronics Reliability
Volume
45

Keywords

dielectric, interface trapped charge, scanning capacitance microscopy, SiO2, surface states

Citation

Yang, J. , Kopanski, J. , Postula, A. and Bialkowski, M. (2004), Experimental investigation of the dielectric-semiconductor interface with scanning capacitance microscopy, Microelectronics Reliability, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=31737 (Accessed July 13, 2024)

Issues

If you have any questions about this publication or are having problems accessing it, please contact reflib@nist.gov.

Created December 19, 2004, Updated October 12, 2021