Defects in gate dielectric greatly impact the performance and reliability of advanced MOSFETs. The introduction of high-k/metal gate technology makes the characterization of defects much more important and urgent. There are a limited number of methods avaliable for gate dielectric defect depth profiling. The valididty of these techniques are controversial. This paper addresss many of the points involved in the debate from basic physics prospective.