NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.
Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.
An official website of the United States government
Here’s how you know
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
Unusual Bias Temperature Instability in SiC DMOSFET
Published
Author(s)
Zakariae Chbili, Kin P. Cheung, Jason P. Campbell, John S. Suehle, D. E. Ioannou, Aivars Lelis, Sei-Hyung Ryu
Abstract
We observe an unusual instability in the SiC DMOSFET transistor characteristics. From a series of bias conditions at elevated temperatures, we conclude that a high density of hole traps in the oxide near the SiO2/SiC interface are responsible.
Proceedings Title
International Integrated Reliability Workshop Final Report
Conference Dates
October 14-17, 2013
Conference Location
Stanford Sierra Camp, CA
Conference Title
2013 IEEE International Integrated Reliability Workshop
Chbili, Z.
, Cheung, K.
, Campbell, J.
, Suehle, J.
, Ioannou, D.
, Lelis, A.
and Ryu, S.
(2014),
Unusual Bias Temperature Instability in SiC DMOSFET, International Integrated Reliability Workshop Final Report, Stanford Sierra Camp, CA, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=914921
(Accessed November 3, 2025)