Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Towards the Integration of Carbon Nanotubes as Vias in Monolithic 3D Integrated Circuits

Published

Author(s)

Ann C. Chiaramonti Debay, Sten Vollebregt, Johan van der Cingel , Kees Beenakker, R. Ishihara

Abstract

Carbon nanotubes (CNT) can be an attractive candidate for vertical interconnects (vias) in 3D integrated circuits due to their excellent thermal and electrical properties. To investigate CNT electrical resistivity, test vias were fabricated using both a top-down and bottom-up process. The measured resistivity of 10 mΩ-cm is among the better values in literature. The ability to grow CNT directly on single-grain thin-film transistors (SG-TFT) was demonstrated. The electrical performance of the SG-TFT was found not to be influenced by the CNT growth.
Citation
Japanese Journal of Applied Physics Part 1-Regular Papers Brief Communications & Review Papers

Keywords

carbon nanotube, electrical transport, interconnects

Citation

Chiaramonti, A. , Vollebregt, S. , van, J. , Beenakker, K. and Ishihara, R. (2013), Towards the Integration of Carbon Nanotubes as Vias in Monolithic 3D Integrated Circuits, Japanese Journal of Applied Physics Part 1-Regular Papers Brief Communications & Review Papers (Accessed December 14, 2024)

Issues

If you have any questions about this publication or are having problems accessing it, please contact reflib@nist.gov.

Created March 21, 2013, Updated February 19, 2017