Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Test Structures for Referencing Electrical Linewidth Measurements to Silicon Lattice Parameters Using HRTEM

Published

Author(s)

Richard A. Allen, B A. am Ende, Michael W. Cresswell, Christine E. Murabito, T J. Headley, William F. Guthrie, Loren W. Linholm, Colleen E. Hood, E. Hal Bogardus

Abstract

A technique has been developed to determine the linewidths of the features of a prototype reference material for the calibration of CD (Critical-Dimension) metrology instruments. The reference features are fabricated in mono-crystalline-silicon with the sidewalls aligned to the (111) lattice planes. A two-step measurement procedure is used to determine the CDs. The primary measurement is via lattic-plane counting of selected samples using High-Resolution Transmission Electron Microscopy (HRTEM); the transfer calibration is via Electrical CD (ECD) test-structure metrology. Samples of these prototype reference materials were measured and provided, as NIST Reference Material RM8110, to International SEMATECH for evaluation by its member companies. In this paper, we will describe the measurement procedure and show how the combined uncertainty of less than 15 nm was derived. Additionally, we demonstrate a technique to automate the analysis of the phase-contrast images in order to both minimize the cost and reduce the uncertainty of the calibration of the standards.
Citation
IEEE Transactions on Semiconductor Manufacturing
Volume
16
Issue
2

Keywords

linewidth, metrology, semiconductor process control, standard, test structure, VLSI, critical dimension

Citation

Allen, R. , Am ende, B. , Cresswell, M. , Murabito, C. , Headley, T. , Guthrie, W. , Linholm, L. , Hood, C. and Bogardus, E. (2003), Test Structures for Referencing Electrical Linewidth Measurements to Silicon Lattice Parameters Using HRTEM, IEEE Transactions on Semiconductor Manufacturing (Accessed May 24, 2024)

Issues

If you have any questions about this publication or are having problems accessing it, please contact reflib@nist.gov.

Created April 30, 2003, Updated October 12, 2021