Singh, R.
and Hefner Jr., A.
(2004),
Reliability of SiC MOS Devices, Journal of Solid-state Electronics, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=31577
(Accessed December 11, 2024)
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
Reliability of SiC MOS Devices
Published
Author(s)
,
Abstract
Fundamental limitations to oxide reliability are analyzed in silicon carbide based devices. A barrier height primarily determined by band offsets between metal/SiC and the dielectric, and the electric field in the dielectric results in tunneling current into the dielectric, resulting in its degradation. Since band offsets for SiC to most dielectrics are smaller than those with respect to Si, a lower reliability is expected for SiC-dielectric based devices as compared to Si MOS devices. Other researchers have correlated interface states in the SiC-Oxide as tunneling sites that increase gate leakage currents, and influence the barrier to tunneling. Depending on the allowed maximum electric field in the gate oxide, there exists a trade-off between on-state resistance and SiC MOS reliability.Citation
Journal of Solid-state Electronics
Volume
48
Issue
10-11
Pub Type
Journals
Download Paper
Citation
Issues
If you have any questions about this publication or are having problems accessing it, please contact reflib@nist.gov.
Created June 23, 2004, Updated October 12, 2021