Skip to main content

NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.

Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.

U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Reliability Implications of Scaling Gate Oxides in Deep Submicron CMOS Technologies

Published

Author(s)

John S. Suehle

Abstract

Decreasing the thickness of the gate insulator in advanced CMOS devices seriously shrinks their reliability margin. Fortunately, dielectric breakdown becomes softer for thinner dielectrics and it has been shown in recent studies that the breakdown event has become so soft that in some cases circuit functionality is not significantly affected. This paper discusses the implications of scaling the thickness of gate dielectrics on long-term device reliability in ionizing radiation environments.
Proceedings Title
GOMAC Digest of Technical Papers
Conference Dates
March 15-18, 2004
Conference Location
Monterey, CA
Conference Title
GOMACTech

Citation

Suehle, J. (2004), Reliability Implications of Scaling Gate Oxides in Deep Submicron CMOS Technologies, GOMAC Digest of Technical Papers, Monterey, CA (Accessed October 16, 2025)

Issues

If you have any questions about this publication or are having problems accessing it, please contact [email protected].

Created March 18, 2004, Updated January 27, 2020
Was this page helpful?