NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.
Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.
An official website of the United States government
Here’s how you know
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
High Inversion Current in Silicon Nanowire Field Effect Transistors
Published
Author(s)
Sang-Mo Koo, Jin-Ping Han, Eric M. Vogel, Curt A. Richter, J. Vahakangas, Akira Fujiwara
Abstract
Silicon nanowire (SiNW) field effect transistors (FETs) with channel widths down to 20 nm have been fabricated by a conventional 'top-down?approach using electron-beam lithography. The SiNW device shows higher inversion channel current density than the control devices. The extracted average electron inversion mobility of the 20 nm-width nanowire channel (~960cm2/Vs) is found to be 1.7 times higher than that of the reference MOSFET (~580cm2/Vs) of large dimension (W>1'm), which we attribute to strain-induced change in the band structure of the SiNW after oxidation.
Koo, S.
, Han, J.
, Vogel, E.
, Richter, C.
, Vahakangas, J.
and Fujiwara, A.
(2004),
High Inversion Current in Silicon Nanowire Field Effect Transistors, Nanotechnology, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=31760
(Accessed October 11, 2025)