NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.
Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.
An official website of the United States government
Here’s how you know
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
Fabrication and Electrical Characterization of Fully CMOS Si Single Electron Devices
Published
Author(s)
Panu J. Koppinen, Michael Stewart, Neil M. Zimmerman
Abstract
We present electrical data of silicon single electron devices fabricated with CMOS techniques and protocols. The easily tuned devices show clean Coulomb diamonds at T = 30 mK and charge offset drift of 0.01 e over eight days. In addition, the devices exhibit robust transistor characteristics including uniformity within about 0.25 V in the threshold voltage, gate resistances greater than 10 GΩ, and immunity to dielectric breakdown in electric fields as high as 4 MV/cm. These results highlight the benefits in device performance of a fully CMOS process for single electron device fabrication
Koppinen, P.
, Stewart, M.
and Zimmerman, N.
(2012),
Fabrication and Electrical Characterization of Fully CMOS Si Single Electron Devices, Journal of Applied Physics, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=911577
(Accessed October 23, 2025)