Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Device-Level Jitter as a Probe of Ultrafast Traps in High-k MOSFETs

Published

Author(s)

Dmitry Veksler, Jason Campbell, Kin (Charles) Cheung, J. Zhong, H. Zhu, C. Zhao

Abstract

A methodology for evaluation of ultra-fast interfacial traps, using jitter measurements as a probe, is developed. This methodology is applied to study the effect of PBTI stress on density of ultra-fast electron traps (with 500ps to 5ns characteristic capture/emission times) in a high-k/Si nMOSFET. It is shown that in spite of observed increase of timing jitter after PBTI stress, this increase may not be associated with growing density of interface traps, but is solely caused by a VT shift, which simply decreases the output signal amplitude. The results indicate that ultra-fast (presumably interface) traps may not be affected by PBTI stress.
Proceedings Title
proceedings of 2016 IEEE International Reliability Physics Symposium
Conference Dates
April 17-21, 2016
Conference Location
Pasadena, CA, US
Conference Title
2016 IEEE International Reliability Physics Symposium

Keywords

Dit, jitter, high-K MOS, Interface characterization.

Citation

Veksler, D. , Campbell, J. , Cheung, K. , Zhong, J. , Zhu, H. and Zhao, C. (2016), Device-Level Jitter as a Probe of Ultrafast Traps in High-k MOSFETs, proceedings of 2016 IEEE International Reliability Physics Symposium, Pasadena, CA, US (Accessed June 16, 2024)

Issues

If you have any questions about this publication or are having problems accessing it, please contact reflib@nist.gov.

Created April 16, 2016, Updated April 5, 2022