Skip to main content

NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.

Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.

U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Calibration and impact of bulk trap-assisted tunneling and Shockley-Read-Hall currents in InGaAs tunnel-FETs

Published

Author(s)

Quentin Smets, Anne S. Verhulst, Eddy Simoen, David J. Gundlach, Curt A. Richter, Nadine Collaert, Marc Heyns

Abstract

The tunnel-FET (TFET) is a promising candidate for future low-power logic applications because it enables a sub-60 mV/dec subthreshold swing. However, most experimental TFETs are plagued by unwanted trap-assisted tunneling (TAT) and Shockley-Read-Hall (SRH) generation currents, which degrade the swing and increase the leakage floor, hence forming a major roadblock for TFET adoption. It is still unclear which type of traps causes this degradation. In this letter, we calibrate TAT and SRH caused by bulk traps with the help of In0.53Ga0.47As p+/n+ and p+/i/n+ diodes on lattice matched substrates. Using these calibrated models, we then make performance predictions for an In0.53Ga0.47As TFET. We find that the bulk SRH and TAT currents are sufficiently low compared to the target off-state current and hence not a significant issue. Therefore it is likely that the degradation commonly observed in experimental In0.53Ga0.47As TFETs on lattice matched substrates is not caused by bulk semiconductor defects, but by semiconductor/oxide interface defects.
Citation
IEEE Electron Device Letters
Volume
64
Issue
9

Keywords

nanoelectronics, tunnel-FETs, TFET, tunnel diode, low-energy computing, Shockley-Read-Hall, SRH

Citation

Smets, Q. , Verhulst, A. , Simoen, E. , Gundlach, D. , Richter, C. , Collaert, N. and Heyns, M. (2017), Calibration and impact of bulk trap-assisted tunneling and Shockley-Read-Hall currents in InGaAs tunnel-FETs, IEEE Electron Device Letters, [online], https://doi.org/10.1109/TED.2017.2724144 (Accessed October 8, 2025)

Issues

If you have any questions about this publication or are having problems accessing it, please contact [email protected].

Created August 31, 2017, Updated October 12, 2021
Was this page helpful?