Skip to main content

NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.

Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.

U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Modeling Buffer Layer IGBT's for Circuit Simulation

Published

Author(s)

Allen R. Hefner Jr.
Proceedings Title
Proc., 24th Annual IEEE Power Electronics Specialists Conference
Conference Dates
June 20-24, 1993
Conference Location
Seattle, WA

Citation

Hefner, A. (1993), Modeling Buffer Layer IGBT's for Circuit Simulation, Proc., 24th Annual IEEE Power Electronics Specialists Conference, Seattle, WA, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=5785 (Accessed October 18, 2025)

Issues

If you have any questions about this publication or are having problems accessing it, please contact [email protected].

Created December 31, 1993, Updated February 19, 2017
Was this page helpful?