Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

FPGA Implementation of a Low Latency and High SFDR Direct Digital Synthesizer for Resource-Efficient Quantum-Enhanced Communication

Published

Author(s)

FNU Nur Fajar Rizqi Annafianto, Jabir Marakkarakath Vadakkepurayil, Ivan Burenkov, Hasan Urgurdag, Abdella Battou, Sergey Polyakov

Abstract

In most modulation schemes for a telecommunication system, a fast and efficient sinusoidal signal generator is needed. Here we report on an FPGA implementation of a versatile CORDIC Based Direct Digital Synthesizer (DDS). Most commercial lightwave communication systems use standard modulation protocols, such as phase-shift keying (PSK) and frequency-shift keying (FSK), whose implementation is supported by specialized dedicated hardware. The rapid expansion of the internet requires significant improvements in energy and bandwidth efficiency. Therefore, a new class of communication systems, namely quantum-measurement enhanced optical communication systems are being actively pursued. In those systems, a classical receiver is replaced with a quantum receiver, while transmitters are similar. Recognizing that properties of quantum measurement are in general different from that of a classical measurement, more complex modulation schemes than PSK and FSK turn out to be more beneficial. Digital synthesis of these signals requires a versatile DDS whose development is reported here. By design, it can generate signals with a nearly arbitrary combination of phase and frequency.
Proceedings Title
IEEE East-West Deign and Test Symposium 2020















IEEE East-West Design and Test Symposium 2020













IEEE East-West Design and Test Symposium
Conference Dates
September 4-7, 2020
Conference Location
Varna,
Conference Title
IEEE East-West Design and Test Symposium 2020

Citation

Nur, F. , Marakkarakath, J. , Burenkov, I. , Urgurdag, H. , Battou, A. and Polyakov, S. (2020), FPGA Implementation of a Low Latency and High SFDR Direct Digital Synthesizer for Resource-Efficient Quantum-Enhanced Communication, IEEE East-West Deign and Test Symposium 2020 IEEE East-West Design and Test Symposium 2020 IEEE East-West Design and Test Symposium, Varna, , [online], https://dx.doi.org/10.1109/EWDTS50664.2020.9225029, https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=930730 (Accessed October 25, 2021)
Created October 15, 2020, Updated April 22, 2021