Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Advait Madhavan (Assoc)

Advait Madhavan is a UMD Assistant Research Scientist in the Alternative Computing Group in the Nanoscale Device Characterization Division of the Physical Measurement Laboratory (PML). He received a Ph.D. in Electrical and Computer Engineering from the University of California, Santa Barbara and is currently working with Mark Stiles and Jabez McClelland. His interests lie in various brain inspired approaches to computation such as temporal, analog and stochastic codes. His expertise lies in VLSI, with the objective of building chips to interface with emerging technologies in order to realize these unconventional computing paradigms.

Selected Publications

  • Madhavan, Advait, Matthew W. Daniels, and Mark D. Stiles. "Temporal state machines: Using temporal memory to stitch time-based graph computations." ACM Journal on Emerging Technologies in Computing Systems (JETC) 17.3 (2021): 1-27.
  • Race logic: A hardware acceleration for dynamic programming algorithms, Madhavan, A., Sherwood, T., & Strukov, D., ACM SIGARCH Computer Architecture News42(3), 517-528 (2014).
  • A 4-mm 2 180-nm-CMOS 15-Giga-cell-updates-per-second DNA sequence alignment engine based on asynchronous race conditions, Madhavan, A., Sherwood, T., & Strukov, D., In Custom Integrated Circuits Conference (CICC), 2017 IEEE (pp. 1-4). IEEE (2017, April).

Publications

Implementation of a Binary Neural Network on a Passive Array of Magnetic Tunnel Junctions

Author(s)
Jonathan Goodwill, Nitin Prasad, Brian Hoskins, Matthew Daniels, Advait Madhavan, Lei Wan, Tiffany Santos, Michael Tran, Jordan Katine, Patrick Braganca, Mark Stiles, Jabez J. McClelland
The increasing scale of neural networks and their growing application space have produced a demand for more energy and memory efficient artificial-intelligence

A System for Validating Resistive Neural Network Prototypes

Author(s)
Brian Hoskins, Mitchell Fream, Matthew Daniels, Jonathan Goodwill, Advait Madhavan, Jabez J. McClelland, Osama Yousuf, Gina C. Adam, Wen Ma, Muqing Liu, Rasmus Madsen, Martin Lueker-Boden
Building prototypes of heterogeneous hardware systems based on emerging electronic, magnetic, and photonic devices is an increasingly important area of research

Patents

TIMING-BASED COMPUTER ARCHITECTURE SYSTEMS AND METHODS

NIST Inventors
Advait Madhavan , Mark D. Stiles and Matthew Daniels
patent description The invention is a circuit/computer architecture that supports the rapid, energy efficient evaluation of tropical algebra primitives. These operations that choose the minimum or maximum elements among those in an array; operations that add together two values; operations that
Created August 15, 2019, Updated October 24, 2022