NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.
Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.
An official website of the United States government
Here’s how you know
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
Characterization of Paralleled Super Junction MOSFET Devices under Hard- and Soft-Switching Conditions
Published
Author(s)
X Huang, H. Yu, Jih-Sheng Lai, Allen R. Hefner Jr., David W. Berning
Abstract
The super junction (SJ) MOSFET exhibits conduction and switching properties similar to those of conventional power MOSFETs. In this paper we investigate possible benefits and problems associated with connecting SJ MOSFET in parallel for high-power applications. Measured circuit performances of paralleled SJ MOSFET devices are evaluated under hard- and soft-switching conditions. The measurements include (1) turn-on and turn-off switching voltage and current comparison, (2) gate driver resistance effects on current sharing between paralleled SJ MOSFET devices, and (3) SJ MOSFET body diode behavior under hard- and soft-switching conditions. Two test circuits are developed for paralleled SJ MOSFET evaluation. One is an auxiliary resonant snubber chopper for the near zero-voltage switching test, and the other one is an auxiliary resonant snubber inverter for the true zero-voltage condition test. Experiment results indicate that SJ MOSFET can be paralleled without the need for precise device matching if the gate rive resistances are closely matched.
Huang, X.
, Yu, H.
, Lai, J.
, Hefner Jr., A.
and Berning, D.
(2001),
Characterization of Paralleled Super Junction MOSFET Devices under Hard- and Soft-Switching Conditions, Proc., Power Electronics Specialist Conference, Vancouver, 1, CA, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=7703
(Accessed October 17, 2025)