Mink, A.
(2007),
Custom Hardware to Eliminate Bottlenecks in QKD Throughput Performance, SPIE Optics East | 2007 |, Boston, MA, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=51205
(Accessed October 11, 2024)
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
Custom Hardware to Eliminate Bottlenecks in QKD Throughput Performance
Published
Author(s)
Abstract
The National Institute of Standards and Technology (NIST) high-speed quantum key distribution (QKD) system was designed to include custom hardware to support the generation and management of gigabit data streams. As our photonics improved our software sifting algorithm could not keep up with the amount of data generated. To eliminate this problem we implemented the sifting algorithm into our programmable chip (FPGA) hardware, gaining a factor of 50x improvement in the sifting capacity rate. As we increased the distance and speed of our QKD systems, we discovered a number of other performance bottlenecks in our custom hardware. We discuss those bottlenecks along with a new custom hardware design that will alleviate them, resulting in an order of magnitude increase in capacity of secret key generation rate.Proceedings Title
SPIE Optics East | 2007 |
Conference Dates
September 9-12, 2007
Conference Location
Boston, MA
Conference Title
SPIE Optics East 2007
Pub Type
Conferences
Download Paper
Keywords
Field Programmable Gate Array (FPGA), printed circuit board, privacy amplification, Quantum Key Distribution (QKD)
Citation
Issues
If you have any questions about this publication or are having problems accessing it, please contact reflib@nist.gov.
Created September 5, 2007, Updated January 27, 2020