NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.
Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.
An official website of the United States government
Here’s how you know
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
Characterization of Normally-off SiC Vertical JFET Devices and Inverter Circuits
Published
Author(s)
Jih-Sheng Lai, H. Yu, J. Zhang, Y. Li, Kuang Sheng, J.H. Zhao, Allen R. Hefner Jr.
Abstract
A normally-off SiC JFETs has been characterized under static and dynamic operating conditions. Two application oriented inverter circuits were constructed for additional tests under soft- and hard-switching conditions. The single-phase soft-switching inverter was operating at 100 kHz, and the three-phase hard-switching inverter was operating at 15 kHz. The unique feature of the inverter operating in synchronous rectification mode has been observed. Thus the new generation SiC VJFET device allows high-efficiency inverter operation with reduction of the conduction loss by synchronous rectification and the reduction of switching loss with soft switching.
Lai, J.
, Yu, H.
, Zhang, J.
, Li, Y.
, Sheng, K.
, Zhao, J.
and Hefner Jr., A.
(2005),
Characterization of Normally-off SiC Vertical JFET Devices and Inverter Circuits, IEEE Transactions on Industry Applications, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=32300
(Accessed October 16, 2025)