Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

NSCI Seminar: Changing Architectures in HPC: Challenges and Opportunities

The only constant in HPC (High Performance Computing) seems to be the constant change in hardware. In recent years the increasing demand for compute power and energy efficiency has favored heterogeneous computing in which accelerator cards are added to compute nodes. GPUs have become popular in a number of communities and Intel introduced their first accelerator (Knights Corner, KNC) in 2013. However, with Intel’s second generation (Knights Landing, KNL) of the Many Integrated Cores (MIC) architecture (introduced in late 2016) we see a comeback of homogeneous computing. In my talk I will present the KNL architecture and will discuss its numerous advantages over the first generation of MICs. Early experiences with the KNL’s have been very positive and many in the community see a path forward for large-scale homogenous clusters. I will share general impressions and personal experiences with the new architecture, and will attempt to outline the changes in application codes necessary to take advantage of current and upcoming homogeneous hardware. 


NSCI Committee

Gaithersburg, Bldg. 221, Room B145:  1:00 p.m. - 2:00 p.m.

VTC to Boulder Room 81-1A116

Lars Koesterke
Texas Advanced Computer Center

Lars Koesterke joined TACC in the fall of 2007.  He is a member of the High Performance Computing (HPC) group, with emphasis on Performance, Evaluation and Optimization (PEO) of parallel programs.  Before coming to TACC, he held positions at the Astronomy Department at The University of Texas at Austin, NASA's Goddard Space Flight Center and the Universities of Potsdam and Kiel (both Germany).  His work focuses on serial and parallel optimization, parallel computing with OpenMP and MPI, and Fortran.  In 2011 he started evaluating and using Intel's first generation of the Xeon Phi architecture and he is now working on the current generation named Knights Landing (KNL).

Outside attendees need to contact Barry Schneider in order to obtain the site badges required to enter NIST grounds and to attend the seminar. 24 hour notice is required for US citizens and 3 days for non-US citizens. Please contact bis [at] (bis[at]nist[dot]gov(link sends e-mail)) to be added to the visitor list. Visitors must check in at the NIST Visitor Center to pick up their badges. A photo ID is required for US citizens and a passport or green card for foreign nationals. There is also the possibility of viewing the seminar as a webcast. Again, please contact Barry Schneider for details preferably by email.

Created February 2, 2017