NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.

Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.

U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

PUBLICATIONS

A depth-16 circuit for the AES S-box

Published

Author(s)

Joan Boyar, Rene Peralta

Abstract

New techniques for reducing the depth of circuits for cryptographic applications are described and applied to the AES S-box. These techniques also keep the number of gates quite small. The result, when applied to the AES S-box, is a circuit with depth 16 and only 128 gates. For the inverse, it is also depth 16 and has only 127 gates. There is a shared middle part, common to both the S-box and its inverse, consisting of 63 gates.
Citation
IACR Cryptology ePrint Archive
Volume
2011
Pub Weblink
http://eprint.iacr.org/2011/332
Pub Type
Websites

Download Paper

Local Download

Keywords

AES, S-box, finite field inversion, circuit complexity, circuit depth.
Cybersecurity and privacy

Citation

Boyar, J. and Peralta, R. (2011), A depth-16 circuit for the AES S-box, IACR Cryptology ePrint Archive, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=908382, http://eprint.iacr.org/2011/332 (Accessed October 20, 2025)

Issues

If you have any questions about this publication or are having problems accessing it, please contact [email protected].

Created June 16, 2011, Updated October 12, 2021
Was this page helpful?