

# Current and Future Critical Dimension Metrology Perspective for Sub-10nm Process


Mar/23/2017

Mari Nozoe


Business Strategy Planning Division

Electronic Device Systems Business Group


# Technology Trend of Advanced Devices




## FinFET




## Multi-Patterning




## DRAM




## 3D-NAND




## Nano-wire, GAA




## High-Mobility NW




## MRAM




## FinFET




## Multi-Patterning



## DRAM



## 3D-NAND



★ CD Metrology  
→ EPE Metrology

★ Pattern Fidelity  
Analysis

Massive  
Measurement


★ LER, LWR  
PSD analysis

★ Overlay  
(in die, layer to layer)

HAR feature  
Bottom, profile  
measurement

★ Precision  
< 0.1nm

PSD: Power Spectrum Density


Metrology method	Pros	Cons
CD-SEM  (image-based)  (In-line use)	<ul style="list-style-type: none"> <li>➤ Measure <b>any complex arbitrary feature</b></li> <li>➤ <b>Direct</b> measurement from image (no modeling)</li> <li>➤ <b>Automated, stable, precise</b></li> </ul>	<ul style="list-style-type: none"> <li>➤ Mid throughput for large area coverage</li> <li>➤ Difficult to measure pattern height</li> </ul>
Optical Scatterometry (OCD) (model-based)  (in-line use)	<ul style="list-style-type: none"> <li>➤ High <b>throughput</b> (for global monitoring)</li> <li>➤ High <b>sensitivity</b>, CD/ <b>3D profile</b> measurement</li> <li>➤ <b>Automated, stable, precise</b></li> </ul>	<ul style="list-style-type: none"> <li>➤ Average measurement only (unavailable for complex pattern)</li> <li>➤ Long time for modeling (recipe setup) (reference needs)</li> </ul>
CD-AFM (image-based)	<ul style="list-style-type: none"> <li>➤ Measure <b>3D profile</b> of arbitrary feature</li> </ul>	<ul style="list-style-type: none"> <li>➤ Measurable pattern is limited</li> <li>➤ Low throughput</li> </ul>
X-ray Scatterometry (CD-SAXS) (model-based) (off-line)	<ul style="list-style-type: none"> <li>➤ CD/ <b>2D X-section profile</b> measurement</li> </ul>	<ul style="list-style-type: none"> <li>➤ Need large test pad</li> <li>➤ Average measurement only (unavailable for complex pattern)</li> <li>➤ Low throughput</li> </ul>
Cross section TEM/STEM (image-based) (off-line)	<ul style="list-style-type: none"> <li>➤ Atomic <b>resolution</b>, CD/ <b>3D profile</b> measurement</li> </ul>	<ul style="list-style-type: none"> <li>➤ <b>Destructive</b></li> <li>➤ Low throughput</li> </ul>

# EPE Metrology & Pattern Fidelity Analysis


## Edge Placement Error

$$\sigma^2_{EPE} = \sigma^2_{CD} + \sigma^2_{OVL} + \sigma^2_{LCDU}$$


CD,  
Space,  
Pitch



OVL








LCDU,  
Pattern  
Fidelity



global (average)

local



L1 L2 L3 L4


1<sup>st</sup> litho



1<sup>st</sup> side wall




2<sup>nd</sup> side wall




## Measurement of Every Pattern in FOV


Extract contour from SEM image





Design matching




Edge Place Analysis



### Measurement Value




Size(X,Y)




Push out/  
Pull back



Max CD/  
Min CD





Protrusion/  
Necking



Tip-to-tip/  
Side-to-side





## Especially important for multi-patterning (spacers and block)












P32 spacers on TiN

Block litho on SoC



SoC etch

TiN etch

Low-k etch





L1 L2 L3 L4





## Pitch walking measurement require to identify each line and space



P32 spacers on TiN





Block litho on SoC






SoC etch



TiN etch





Low-k etch




# Overlay Metrology

## In-die device feature, control < 1 nm, layer-to-layer




### Photo resist patterning

- Optical overlay measurement
- SEM based Overlay measurement




### Etching


- Optical overlay measurement
  - SEM based Overlay measurement
- 2016 SPIE [9778-47]





### Prove Test+ Root Cause Analysis



Decap




# High-precision, layer-to-layer overlay



With high voltage SEM (**HV\_SEM**),

- 1) Actual device pattern, layer-to-layer overlay is available
- 2) Under layer (um order depth) becomes visible
- 3) SEM\_OVL results at ADI show good correlation to OPT\_OVL



Optical Overlay Result (μDBO) at ADI

SPIE 2017, Kazuhisa Hasumi

SEM based overlay measurement between Via patterns and buried M1 patterns using high voltage SEM

# LER / LWR Metrology

## PSD analysis: effective tool to reveal patterning process problems




- Various source in roughness, each having different spatial period range, need different index
  - side-wall film thickness (white)
  - resist stochastic (1/f)
  - wiggling in etching (long period )

### Precision in CD measurement

$$\sigma_{CD}^2 = \frac{LER_{real}^2 + \sigma_{measurement}^2}{N}$$

### LER measurement


$$observed\ LER^2 = LER_{real}^2 + \sigma_{measurement}^2$$






# HAR Pattern Measurement


**FinFET**




**Multi-Patterning**




**DRAM**



**3D-NAND**





## Low voltage, with energy filtering




SPIE 2017, Daisuke Bizen  
High-precision CD measurement  
using energy-filtering SEM techniques

## High voltage, detect BSE signal


High Voltage 15-30kV




In the SE image, the shape of the surface is clearly visible, but the bottom is not visible.



BSE is increased by a high-acceleration electron beam, and the contour of the bottom becomes clearer. (The slope is also visible)




## Another approach; FIB + SEM/STEM




K Takamasu, Y Iwaki; Satoru Takahashi; Hiroki Kawada; M Ikota; G F Lorusso; N Horiguchi "3D-profile measurement of advanced semiconductor features by reference metrology" SPIE 2016

## New approach; Oblique FIB + Top-down CD-SEM


Tilted FIB on 3D-NAND hole array




Top-down CD-SEM measurement



Raw results



Reconstructed 3D prof.




- CD-SEM and FIB enable full 3D reconstruction

SPIE 2017, Gian Lorusso  
Enabling CD SEM Metrology for 5nm  
Technology Node and Beyond


**HITACHI**

# Metrology for Next Generation Device


## Nano-wire, GAA





## High-Mobility NW



## MRAM




## CD measurement of Si and III-V lateral nanowires is feasible





SPIE 2017, Gian Lorusso  
Enabling CD SEM Metrology for 5nm  
Technology Node and Beyond

## Studying STT-MRAM CD measurement



High / low resistance difference is used as a memory bit "0/1".



\*MTJ : Magnetic Tunnel Junction  
**STT-MRAM memory cell**

SPIE 2017, Takeyoshi Ohashi  
Variability study with CD-SEM metrology for STTMRAM






# Metrology for HVM

# Requirement for HVM metrology tool

1nm resolution, <0.1nm precision, >10K point /Hr




# Requirement for HVM metrology tool


$$TMU^2 = \sigma_{short-term}^2 + \sigma_{long-term}^2 + \sigma_{matching}^2 + \sigma_{other}^2$$

Stability, matching is required


■ Short-term ~ 0.04 nm



■ Matching < 0.1 nm







■ Long-term ~ 0.06 nm



K. Ueda, et al., SPIE 8681-82 (2013)  
(Data of previous model)

# Gap & Potentials of Hybrid Tool

# Gap from the requirement



Requirement	CD-SEM	OCD	CD-AFM	CD-SAXS	SEM/STEM
Sensitivity (sub-1nm)	Yellow	Green	Probe effect at lateral direction	Yellow	Cyan

## Where to measure


Measure any pattern	In-die, Complex pattern	grating	In-die, Complex pattern	grating	In-die, Complex pattern
	Cyan	Red	Cyan	Red	Cyan

## What to measure


EPE	CD	Cyan	Cyan	Cyan	Cyan	Cyan
	LER/LWR	Cyan	Yellow	Cyan	Yellow	Red
	OVL	High Voltage	DBO	Yellow	Yellow	Cyan
3D	Profile	Top view	Cyan	Cyan	Cyan	Cyan
	HAR bottom	High Voltage	Green	Red	Yellow	Cyan

## In-line usage

Throughput	Green	Cyan	Yellow	Red	Red
Recipe setup	Cyan	modeling	Cyan	modeling	Preparation
Non-destructive	Cyan	Cyan	Cyan	Cyan	Red





- Smart sampling for precise measurement
- Smart recipe for OCD measurement
- Fusion map of height and EPE





- Precise 3D measurement for any complex pattern

# Further ideas of Hybrid Tool



or



- Wafer level 3D measurement  
(precise, availability for complex pattern)

- Other combination ?

- Evolution in structure, process and material brings new requirement to CD-metrology, such as EPE metrology (including pattern fidelity check, overlay, LER/ LWR analysis), HAR pattern measurement (including bottom/underlayer measurement, 3D-profile).
- In-line CD-SEM had changed its HW/ SW to suit every use application.
- Though metrology technologies improve, there are many challenges to reach the requirements.
- Collaboration needed



*We would like to thank Gian Lorusso, Greg McIntyre, Daisuke Bizen, Takeyoshi Ohashi and all the people in imec and Hitachi team to provide the data and discussion.*

imec HITACHI

ADI	After development inspection	LCDU	Local CDU
AFM	Atomic force microscopy	LELE	Litho etch litho etch
BSE	Back scattered electron	LER	Line edge roughness
CD	Critical dimension	LWR	Line width roughness
CDU	Critical dimension uniformity	MB	Multi beam
DBO	Diffraction based overlay	MP	Multi patterning
EB	Electron beam	MRAM	Magnetoresistive random access memory
EBI	Electron beam inspection	OCD	Optical CD measurement
EF	Energy filter	OVL	overlay
EPE	Edge placement error	PFC	Pattern fidelity check
EUV	Extreme ultra violet	PSD	Power spectrum density
FEM	Focus exposure matrix	SAQP	Self aligned quadruple patterning
FET	Field effect transistor	SAXS	Small angle X-ray spectroscopy
FIB	Focused ion beam	SE	Secondary electron
GAA	Gate all around	SEM	Scanning electron microscope
HAR	High aspect ratio	STEM	Scanning transmission electron microscope
HS	Hot spot		
HVM	High volume manufacturing		

**Thank you**



**Current and Future  
Critical Dimension Metrology Perspective  
for Sub-10nm Process**

Mar/23/2017

Mari Nozoe

Business Strategy Planning Division

Electronic Device Systems Business Group