Silicon Wafers for the Mesoscopic Era

Howard R. Huff
512-356-3334 (ph) / 512-356-7640 (fax)
howard.huff@sematech.org
Agenda

- Introduction
- International Technology Roadmap for Semiconductors
- Silicon
  - Surface
    - Metals
    - Particles
    - COPs
    - Microroughness
    - Flatness
  - Bulk
    - Oxygen / Gettering Centers
    - Resistivity
  - Epitaxy
  - Large Diameter Wafers
  - SOI
- Summary

100 nm High End Microprocessor

- Copper Conductors (8 Levels)
- Low-k Dielectric
- Copper Plugs

1% of the thickness with 60% of the issues
Pervasiveness of Microelectronics Revolution

- **Learning curve (Haggerty)**
  - Market elasticity (1960’s …)

- **Device scaling (Moore)**
  - Moore’s Law #1
    - Number transistors per chip quadruples every 3 years (1965)
  - Moore’s Law #2
    - Fabricator economic constraints may reduce return on capital investment (1995)
  - Moore’s Law #3
    - Computing advances ensures further advances as computers are main tools by which new computers designed (2000) *

- **Int’l Technology Roadmap for Semiconductors (ITRS)**
  - Focus to realize the roadmap to ensure Moore’s law
  - Expansion of economy (GWP) - market elasticity (2000’s) - accommodates IC CAGR

* Petzinger, WSJ, Jan. 1, 2000
Integrated Circuit Scaling Trends (Historical)

- **4K DRAM (1974)**
  - SiO$_2$ thickness $\approx$ 75-100 nm
  - Gate (channel) length $\approx$ 7500 nm

- **High-performance MPU (1999)**
  - ITRS - 180 nm node
  - SiO$_2$ equivalent oxide thickness $\approx$ 1.9 - 2.5 nm
  - Gate (channel) length $\approx$ 130 nm
SIA Roadmap Acceleration Analysis (from Litho TWG Summary)

Minimum Feature Size (nm)

1994
1997
1998
1999 ITRS

MPU Gate
DRAM Half Pitch


NIST - 2000 H. Huff
Scaling Methodology

<table>
<thead>
<tr>
<th>DIMENSION</th>
<th>$\lambda$</th>
<th>$\kappa$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Potential</td>
<td>$\kappa$</td>
<td>$\kappa$</td>
</tr>
<tr>
<td>Impurity Concentration</td>
<td>$\kappa / \lambda^2$</td>
<td>$1 / \kappa$</td>
</tr>
<tr>
<td>Electric Field</td>
<td>$\kappa / \lambda$</td>
<td>$1$</td>
</tr>
<tr>
<td>COX</td>
<td>$\lambda$</td>
<td>$\kappa$</td>
</tr>
<tr>
<td>Current</td>
<td>$\kappa^2 / \lambda$</td>
<td>$\kappa$</td>
</tr>
<tr>
<td>Power</td>
<td>$\kappa^3 / \lambda$</td>
<td>$\kappa^2$</td>
</tr>
<tr>
<td>Power x Delay</td>
<td>$\lambda^2 / \kappa$</td>
<td>$\kappa$</td>
</tr>
</tbody>
</table>

$\kappa$ = voltage scaling ($\approx 0.7X$)

$\lambda$ = linear dimension scaling ($\approx 0.7X$)
Integrated Circuit Scaling Trends (Current)

- **Gate Stack**
  - **Scaling** SiO$_2$ - direct-tunneling leakage current $\approx$ NMOSFET $I_{\text{off}}$
  - Intrinsic SiO$_2$ performance may be more limited by fundamental material properties in sub-2 nm gate oxides than by metals/COPS
  - $T_{\text{EOT}} = (3.9/K) (T_{\text{PHYS}}); I_{\text{DSAT}} = (w/2l) (3.9K_oA) (T_{\text{EOT}})^{-1} \mu (V_G-V_T)^2$

- **Channel doping**
  - Increased capacitive coupling of gate electrode to channel (by reducing $T_{\text{EOT}}$) accommodated with increased channel doping, ensuring further **scaling** due to increased channel barrier - improved isolation - between source and drain
  - Statistical fluctuations in number / distribution of dopant atoms

- **Source / drain doping**
  - **Scaling** requires increasingly shallow junction, increased doping
Critical Transistor Related Issues

- **CD Control**: 65 nm 2003 Etch
- **Gate Dielectric**: mid-K ≥ 100 nm, high-K < 100 nm, Tunneling / Reliability
- **USJ Extension**: ~20 nm @100 nm Concentration / Abruptness
- **“Dual” Metal Gate**: < 100 nm Node
- **Low Rs Contact Leakage**
- **Contact Junction Depth**: 40 nm 2003
- **Channel Doping**: Steep Retrograde
- **Isolation STI Fill**
## Selected Highlights of ITRS - 2000

<table>
<thead>
<tr>
<th>YEAR</th>
<th>TECHNOLOGY NODE (nm)</th>
<th>DRAM 1/2 pitch (nm)</th>
<th>MPU Gate Length (nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1999</td>
<td>180</td>
<td>180</td>
<td>140</td>
</tr>
<tr>
<td>2002</td>
<td>130</td>
<td>130</td>
<td>85-90</td>
</tr>
<tr>
<td>2005</td>
<td>100</td>
<td>100</td>
<td>65</td>
</tr>
<tr>
<td>2008</td>
<td>70</td>
<td>70</td>
<td>45</td>
</tr>
<tr>
<td>2011</td>
<td>50</td>
<td>50</td>
<td>30-32</td>
</tr>
<tr>
<td>2014</td>
<td>35</td>
<td>35</td>
<td>20-22</td>
</tr>
</tbody>
</table>

### Circuit Characteristics (High-Performance Microprocessor)

<table>
<thead>
<tr>
<th>Functions per chip (M transistors)</th>
<th>110</th>
<th>&gt; 220, &lt; 441</th>
<th>882</th>
<th>2,494</th>
<th>7,053</th>
<th>19,949</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip size at ramp (mm²)</td>
<td>450</td>
<td>&gt; 450, &lt; 567</td>
<td>622</td>
<td>713</td>
<td>817</td>
<td>937</td>
</tr>
<tr>
<td>Logic Transistors/cm² at ramp (M)</td>
<td>24</td>
<td>&gt; 49, &lt; 78</td>
<td>142</td>
<td>350</td>
<td>863</td>
<td>2,130</td>
</tr>
<tr>
<td>Clock Frequency, across-chip (MHz)</td>
<td>1,200</td>
<td>1,600</td>
<td>2,000</td>
<td>2,500</td>
<td>3,000</td>
<td>3,600</td>
</tr>
<tr>
<td>Maximum chip power with heatsink (W)</td>
<td>90</td>
<td>130</td>
<td>160</td>
<td>170</td>
<td>174</td>
<td>183</td>
</tr>
</tbody>
</table>

### Device Characteristics (High-Performance Microprocessor)

<table>
<thead>
<tr>
<th>Power Supply Voltage ( V_{DD} ) (V)</th>
<th>1.8 - 1.5</th>
<th>1.5 - 1.2</th>
<th>1.2 - 0.9</th>
<th>0.9 - 0.6</th>
<th>0.6 - 0.5</th>
<th>0.6 - 0.3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum ( I_{OFF} @ 25^\circ C ) (minimum L device) (nA/µm)</td>
<td>5</td>
<td>10</td>
<td>20</td>
<td>40</td>
<td>80</td>
<td>160</td>
</tr>
<tr>
<td>Nominal ( I_{ON} @ 25^\circ C ) (µA/µm) (NMOS/PMOS)</td>
<td>750/350</td>
<td>750/350</td>
<td>750/350</td>
<td>750/350</td>
<td>750/350</td>
<td>750/350</td>
</tr>
</tbody>
</table>

### MOSFET Dimensions

<table>
<thead>
<tr>
<th>( T_{EDT} ) (nm)</th>
<th>2.5 - 1.9</th>
<th>1.9 - 1.5</th>
<th>1.5 - 1.0</th>
<th>1.2 - 0.8</th>
<th>0.8 - 0.6</th>
<th>0.6 - 0.5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Source / drain contact, ( X_J ) (nm)</td>
<td>145 - 75</td>
<td>90 - 45</td>
<td>70 - 35</td>
<td>55 - 30</td>
<td>40 - 20</td>
<td>35 - 15</td>
</tr>
<tr>
<td>Source / drain extension, ( X_J ) (nm)</td>
<td>70 - 42</td>
<td>43 - 25</td>
<td>33 - 20</td>
<td>26 -16</td>
<td>19 - 11</td>
<td>13 - 8</td>
</tr>
</tbody>
</table>
Key Front-End of Line CMOS Scaling Challenges

“CMOS Scaling”

Boron Penetration
Hi-Poly Resistance
Poly Depletion Layer
S/D Leakage-Short Channel
Gate Leakage - Tunneling
Highly Doped Ultra Shallow Xj scaling
Contact Resistance

“Beyond CMOS Era?”

NIST - 2000
H. Huff
IC scaling will continue for next 15 years utilizing silicon (and silicon-germanium)

Silicon and silicon-germanium have been / will continue to be vehicle for mainstream CMOS structures / applications far beyond next 15 years

- Silicon-based materials utilized for applications not requiring state-of-the-art design rules structures throughout 21st century
- Significant CoO opportunities in wafer specifications

Inability and inadvisability of predicting which materials and technologies will extend digital switching beyond 10 nm and become market successes

- Enunciated in 1948 (Bob Wallace) upon invention of point-contact transistor (1947) and re-iterated in 2000 (Robert Lucky)
Introduction - Summary (II)
Materials and Technologies Not Discussed

- SiC
- Fullerene
- Carbon nanotubes
- Single-electron devices
- Self-assembled structures
- Optical computers
- Quantum computers
- DNA computers
Agenda

- Introduction
- International Technology Roadmap for Semiconductors
- Silicon
  - Surface
    - Metals
    - Particles
    - COPs
    - Microroughness
    - Flatness
  - Bulk
    - Oxygen / Gettering Centers
    - Resistivity
  - Epitaxy
  - Large Diameter Wafers
  - SOI
- Summary

100 nm High End Microprocessor

1% of the thickness with 60% of the issues
Concise summary of key technology characteristics

- Targets for equipment / material / software suppliers
- Targets for researchers
- Common reference for semiconductor industry
Front-End Processes Roadmap Scope

A: Gate Stack     B: Source/Drain - Extension
C: Isolation     D: Channel
E: Wells     F: Capacitor Stack/Trench
G: Starting Material     H: Contacts
Starting Materials Parameters

- Particles / COPs
- Critical metals
- Flatness
- Oxygen
- Carrier lifetime
- Oxidation stacking faults
- Epitaxy
- SOI
Paradigm shift occurred during ‘90’s
- Increased emphasis toward scientific understanding of physico-chemical properties and selective application of design of experiment methodologies

Model-based experiments and simulation procedures became de rigeur in IC industry

Technology advancement based on scientific principles rather than experience per se

Necessary to balance “best wafer possible” against CoO opportunity of not driving silicon requirements to detection limit but to some less stringent value consistent with achieving high IC yield
ITRS - Starting Materials: Strategy

- Modular approach of core set of general characteristics applicable for as-received wafers by IC manufacturers

- Parameter values generally derived from model-based analysis based on CDs, bits or transistors per chip, wafer size, etc.
  - Empirical models employed as appropriate
  - Values only as reliable as underlying models
  - Anecdotal opinions minimized

- Understanding underlying models of IC performance-characteristic relationships may be more critical than specific numerical values
Silicon Wafer Specification Historical Trends

- If you can measure it in silicon, spec it (1970’s)

- Decreasing design rules and vertical dimensions along with increasing die size drove improvements in silicon materials (1990’s)

- Innovative transistor heterostructure configurations — natural evolution of multi-zone wafer design concept — will further de-couple starting silicon wafer from active transistor structure, offering significant cost-of-ownership (CoO) opportunities in relevant wafer specifications (2000’s)

- Continued evolution towards 3-D device integration
Strained-Si PMOSFET on SiGe-on-Insulator

Tensile Strain

Strained Si

Relaxed $\text{Si}_{1-x}\text{Ge}_x$

$p^+$

Buried SiO$_2$

SiGe Buffer

Si Substrate

T. Mizuno et al., IEDM, 934-936 (1999)
Materials Science Issues (I)

- New materials being introduced into multi-zone device structures at unprecedented rate
  - Low-K interlevel dielectric
  - Copper metallization
  - High-K gate dielectric
  - Metal-gate electrodes
  - Silicon-germanium channel and contacts

- Alternate gate dielectric materials required to reduce excessive power levels (leakage current) in scaling SiO$_2$

- Selection of high-K gate dielectric, gate electrode and related gate stack processing, in conjunction with ultra-shallow / highly doped junctions and contacts, must be compatible with process integration requirements
Materials Science Issues (II)

- Maintaining Moore’s law requires cognizance of CoO for engineered, multi-zone wafers, new gate stack materials and introduction of 300 mm wafers

- Silicon wafers must be effectively modeled to guide ITRS specification trends

- Is silicon wafer a commodity?
  - Should wafer specifications reflect commodity nature
  - 300 mm wafers driven to historical silicon percent levels of raw goods cost (<10%) to ensure requisite wafer fab CoO
Introduction

International Technology Roadmap for Semiconductors

Silicon
  - Surface
    - Metals
    - Particles
    - COPs
    - Microroughness
    - Flatness
  - Bulk
    - Oxygen / Gettering Centers
    - Resistivity
  - Epitaxy
  - Large Diameter Wafers
  - SOI

Summary

THE DEVICE

100 nm High End Microprocessor

1% of the thickness with 60% of the issues

Agenda
Recent experiments on 5–10 nm oxides indicate reduced influence of metals (i.e., $10^{11}$ Ni/cm$^2$) and higher on $Q_{BD}$

Cleaning efficiencies $>95\%$ for critical metals (i.e., Fe)
- Incoming metal specification $\approx 10^{11}$/cm$^2$ may operationally result in $<10^{10}$/cm$^2$ after cleaning

**CoO OPPORTUNITY:**
- Viability of driving initial metals $<10^{10}$/cm$^2$ may be inappropriate from CoO perspective, even though most silicon suppliers can currently meet upper $10^9$/cm$^2$ specification for most metals
Silicon: *Surface Metals*

- Oxide Thickness:
  - 9 nm
  - 7 nm
  - 5 nm

% Failure vs. J*t, C/cm²
Silicon: *Surface Metals*


H. Huff
Metallics may require re-assessment

- Active p-n junction length in IC increasing due to increased number of transistors per chip

- Potential onset of gate dielectric materials with $K$ significantly greater than $\text{SiO}_2$ beyond 100 nm technology node may require different pre- and post-gate surface preparation cleans
Silicon: *Surface Particles*

- Critical particle size modeled in ‘97/’99 @ 33-50% CD
- Silicon suppliers note wafers supplied for 180 nm technology generation apparently function quite well with particles comparable to or as large as CD
  - Do not confuse what can be shipped (tolerable to IC house) with what needed to ensure optimal IC performance and yield

**CoO OPPORTUNITY:**

- Taking particle size = 90 nm (50% CD at 180 nm node) through 130 nm node may not be as detrimental as previously envisioned due to improved particle distribution (reduced $\sigma$ and $<x>$)
- Specification of particle density required at given technology generation in terms of equivalent, smaller number of particles at larger design rule (inverse square power law) useful from CoO and metrology requirements
Influence of COPs (and related flow-pattern defects) on GOI becomes negligible (CZ) as $T_{ox} \Rightarrow \approx 5 \text{ nm}$

Gate dielectric fabrication typically performed after prior thermal processes, which typically annihilate near-surface COPs

**CoO OPPORTUNITY:**

- Efficacy of utilizing highly “perfect” CZ material - while a scientific achievement - must be re-assessed for polished wafers
- Epitaxial layers $> \approx 100 \text{ nm}$ covers up COPs and heavily-doped substrate wafers, furthermore, exhibit essentially no COPs
Silicon: *Surface COPS - Capacitor Defect Density for Varying COPs levels - 20 nm Oxide*

- Epi
- CZ - High COP
- CZ - No COP
- CZ - Reduced COP

NIST - 2000  
H. Huff
Silicon: *Surface COPS - Capacitor Defect Density for Varying COPs levels - 5 nm Oxide*


NIST - 2000

H. Huff
Silicon: Surface COPs - TDDB Measurements

After CMOS Simulation
850-900, Pyro oxidation  T_{ox}=9 nm, 25 nm
Poly-Si gate electrode  4 mm^2
Final Stress Current  1x10^{-3} A/cm^2

Q_{bd} > 1  (C/cm^2)
1 > Q_{bd} > 1 x 10^{-1} (C/cm^2)
1 x 10^{-1} > Q_{bd} > 1 x 10^{-4} (C/cm^2)
1 x 10^{-4} > Q_{bd} > 1 x 10^{-5} (C/cm^2)
> Q_{bd} <= 1 x 10^{-5} (C/cm^2)

<Pure Si>  <Epitaxial>  <Hydrogen Annealed>  <Low COP CZ>  <Conventional CZ>

Silicon: Surface Microroughness

- Fabrication of 1.0 - 1.3 nm “SiO₂” gate dielectric with $R_{RMS} \approx 0.15 \text{ nm } \pm 0.02 \text{ nm}$ achieved on epitaxial silicon (initial $R_{RMS} \approx 0.07 \text{ nm}$) via modified NH₄OH + H₂O₂ wet clean
- Utilization of UV-Cl₂ clean reduced $R_{RMS}$ to $\approx 0.1 \pm 0.01 \text{ nm}$ (epi wafers), with significant improvements in both $Q_{BD}$ and increased (effective) tunneling barrier height
  - Oxide thicknesses $\approx 1.3 - 4.0 \text{ nm}$ exhibited similar $R_{RMS}$ using UV-Cl₂
  - Both roughening and smoothing can occur as independent mechanisms under some oxidation conditions
  - Influence of cumulative thermal processing on $R_{RMS}$ during IC fabrication requires cognizance

**CoO OPPORTUNITY:**
- Viability of driving initial surface $R_{RMS} < 0.1 \text{ nm}$, readily achieved today, may not be justified
Silicon: *Surface Flatness*

- SFSR metric typically results in flatness value ≈ one technology node smaller than SFQR metric (same field size)
  - Greater topographic accommodation of scanners than steppers
  - Scanners, rather than steppers, used at most critical process levels
- Wafer flatness continues to be perturbation to lens aberrations / related lithography tool components
  - DOF ranges from 0.7 µm ⇒ 0.6 µm ⇒ 0.5 µm across Roadmap
  - Relentless pursuit of resolution enhancement technologies
  - Development of vertical transistor structures without (eventual) limitations of optical lithography also in progress
- Flatness metric ≈ CD (dense lines, DRAM 1/2 pitch, ITRS)

**CoO OPPORTUNITY:**
- Expand earlier SEMI epitaxial specification with SFQR> CD
- Pragmatic solution: SFQR ≈ 30% greater than CD
Introduction

International Technology Roadmap for Semiconductors

Silicon
  - Surface
    • Metals
    • Particles
    • COPs
    • Microroughness
    • Flatness
  - Bulk
    • Oxygen / Gettering Centers
    • Resistivity
    - Epitaxy
    - Large Diameter Wafers
    - SOI

Summary

100 nm High End Microprocessor
  - Copper Conductors (8 Levels)
  - Low-k Dielectric
  - Copper Plugs
  - 1% of the thickness with 60% of the issues
Silicon: Gettering - Motivation

Gettering of Metal Impurity during IC Manufacturing Process

300 mm CZ Silicon Wafers
(Next Generation Advanced Wafers)

Both Sides Polished

Oxygen precipitation behavior may be more important in 300 mm wafers

Oxygen related defects

EG (Extrinsic Gettering)
Poly-Si Deposition, Back Side Damage, etc.

IG (Intrinsic Gettering)

Ono et al.
NIST - 2000
H. Huff
Silicon: Bulk Oxygen and Bulk Microdefect Density Centers

- IG in polished wafer still required to remove deleterious metals inadvertently introduced during IC processing

- ± 2 ppma O$_i$ variation (O$_i$ range ≈ 18 - 31 ppma) may be sufficient to ensure bulk defect control/homogeneous IG

- Adequate wafer strength and resistance to warpage, along with denuded-zone width control, also required

CoO OPPORTUNITY:

- Although methodologies developed wherein IG independent of O$_i$ — essentially dependent on local vacancy concentration in thermally treated wafer — utilization of p$^+$, p$^{++}$ epitaxial substrates offers effective gettering system via Fermi effect
Utilization of multiple-well structures fabricated by ion implantation de-couples transistor from original silicon material characteristics

- Transistor exhibits less sensitivity to initial substrate resistivity, tolerance and uniformity for both CZ and epitaxial wafers

Nominal substrate doping for epitaxial wafers
≈ 5 - 10 mohm-cm to ensure latch-up control
- Utilization of shallow trench isolation (STI) rendering classical concerns for latch-up, such as n⁺ - p⁺ spacing (admittedly becoming smaller) moot

CoO OPPORTUNITY:
- Substrate resistivity ranges > ≈ 20% may not be inappropriate
Introduction

International Technology Roadmap for Semiconductors

Silicon

- Surface
  - Metals
  - Particles
  - COPs
  - Microroughness
  - Flatness
- Bulk
  - Oxygen / Gettering Centers
  - Resistivity
- Epitaxy
- Large Diameter Wafers
- SOI

Summary

Agenda

100 nm High End Microprocessor

Copper Conductors (8 Levels)

Low-k Dielectric

Copper Plugs

THE DEVICE

1% of the thickness with 60% of the issues
Si<sub>licon: Epitaxy</sub>

- Reduction of epitaxial-to-polished wafer cost ratio for 300 mm diameter wafers favors
  - Continued utilization for logic applications
  - Consideration for memory applications
    - Conventionally manufactured on lower cost CZ wafers

- **CoO Opportunity:**
  - Development of highly “perfect” CZ material - while a significant scientific achievement - may require consideration of its viability for future generations of ICs, especially as substrates for epitaxial wafers
  - Efficacy of utilizing highly “perfect” CZ material for polished wafers must also be re-assessed
Conversion to 300 mm wafers began slowly in 1999 with peak conversion anticipated ≈ 2002 - 2003

ITRS projections of wafer diameter beyond 300 mm suggests 450 mm may be next appropriate size (2014)
  – Economic issues may become overwhelming for 450 mm
  – Technology barriers show-up after rising costs have gone beyond bounds of economic sense*

Acceleration of technology generations and related economic factors may cause introduction of 450 mm wafers to occur later than projected

Paradigm shift in preparation of cost-effective silicon substrates required

* G. Dan Hutcheson

NIST - 2000

H. Huff
Fab Issues / Opportunities

- Fab yield
- Scaling
- Larger diameter wafer
- Overall equipment effectiveness (OEE)
Future Materials Directions: 
Silicon-on-Insulator

- SOI does not extend device scaling trend compared to conventional silicon materials*

- SOI offers benefits for certain applications compared to conventional silicon materials at given technology node

- SOI is entering IC mainstream as material system along with polished and epitaxial wafers, albeit dependent on the application

* K. Mistry et al., VLSI Technology Symposium, p. 204-205, 2000
Maintaining Moore’s law requires cognizance of CoO for engineered, multi-zone wafers, new gate stack materials and introduction of 300 mm wafers

Silicon wafers must be effectively modeled to guide ITRS specification trends

Is silicon wafer a commodity?

- Should wafer specifications reflect commodity nature
- 300 mm wafers driven to historical silicon percent levels of raw goods cost (<10%) to ensure requisite wafer fab CoO
Agenda

- **Introduction**
- **International Technology Roadmap for Semiconductors**
- **Silicon**
  - Surface
    - Metals
    - Particles
    - COPs
    - Microroughness
    - Flatness
  - Bulk
    - Oxygen / Gettering Centers
    - Resistivity
  - Epitaxy
  - Large Diameter Wafers
  - SOI
- **Summary**

*100 nm High End Microprocessor*

*1% of the thickness with 60% of the issues*
Perhaps the greatest revolution in silicon CMOS technology now in progress
- Transistor gate materials
- Interconnect materials
- 300 mm (and larger?) diameter wafers

Scaling beyond 100 nm node may bring new gate insulators, electrode materials, process flows, and possibly, new basic device(s)
- Vertical transistor
- Ballistic transistor
- FinFET

Possible pathway to ultimate MISFET postulated
Sub 50-nm FinFET:PMOS - (U. Calif., Berkeley)

X. Huang et al., IEDM 67-70 (1999)
Potential Solutions / Challenges

- **Materials Selection**
  - Anticipate no winnowing of polished, epitaxial and SOI wafer approaches *ALTHOUGH*, eventually, SOI may dominate

- **CoO - Wafer Diameter**
  - Expand interaction with Super Silicon Initiative and maintain coordination amongst Silicon Suppliers and IC houses

- **Model-Based Parameter Specifications**
  - Rigorous solution requires silicon supplier’s distribution and IC yield distribution for specific material property / defect
    - Standards will provide pathway to ameliorate issues

- **Statistical Specifications**
  - Purchasing wafers based on in-line Silicon Suppliers data, rather than shipment lots data, may require different Silicon Supplier / IC house relationship
Yield - Defect Density Model

\[ \text{Yield}_{\text{DRAM}} = \exp \left[ - D_i R_i T A (CD)^2 \right] = 99\% \]

\[ \text{Yield}_{\text{MPU}}^* = \exp \left[ - D_i R_i T \beta \delta (CD)^2 \right] = 99\% \]

* Applied to those cases where “A” not known; however, particles, metals, etc. are taken equal to DRAM value
MOS transistor scaling continues to be critical factor improving IC density and performance.

Smaller dimensions associated with transistor scaling offers opportunity for detailed re-examination of role and usefulness of silicon wafer specifications.

Lesser numbers of various contaminants and defects not necessarily required to ensure improved IC performance, yield and reliability.

In spite of 35 years of IC fabrication, current models do not sufficiently establish real requirements for parameter uniformity or effects of parameter variability on IC properties.

Detailed understanding of silicon issues in relation to IC design and process technologies remains significant scientific opportunity with far-reaching CoO implications.

Development of such models, in conjunction with statistical specifications, essential to enhance utility of future Roadmaps.
Acknowledgements

- M. Alles
- W.M. Bullis
- G. Celler
- R.K. Goodall
- D. Gupta
- H. Hovel

- W. Lin
- D. McCormack
- T. Messina
- P. Tobias
- M. Walden

- 1999 ITRS Starting Materials team
This presentation is dedicated to Dr. P.K. Vasudev