Skip to main content
U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Prashansa Mukim (IntlAssoc)

Postdoctoral Associate

Prashansa Mukim is a Postdoctoral Associate in the Alternative Computing Group in the Nanoscale Device Characterization Division of the Physical Measurement Laboratory (PML). She received a B.E. in Electronics and Communications Engineering from the University of Delhi, India, and a Ph.D. in Electrical and Computer Engineering from the University of California, Santa Barbara. Her doctoral research was focused on the design of complimentary metal-oxide-semiconductor (CMOS) precision timing circuits such as multi-phase oscillators and on-chip communication links that utilize pulse-mode signaling. Her current research interests include development of energy-efficient spike-based neuromorphic hardware using novel signal encoding schemes and characterization of CMOS circuits at cryogenic temperatures.

Selected Publications

  • P. Mukim and F. Brewer, "Multiwire Phase Encoding: A Signaling Strategy for High-Bandwidth, Low-Power Data Movement," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 8, pp. 1543-1552, Aug. 2021, doi: 10.1109/TVLSI.2021.3087585.
  • P. Mukim, A. Dalakoti, D. McCarthy, C. Segal, M. Miller, J. Buckwalter and F. Brewer, "Design and Analysis of Collective Pulse Oscillators," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 5, pp. 1242-1255, May 2020, doi: 10.1109/TVLSI.2019.2959532.
  • P. Mukim, A. Dalakoti, D. McCarthy, B. Pon, C. Segal, M. Miller, J. Buckwalter and F. Brewer, "Distributed Pulse Rotary Traveling Wave VCO: Architecture and Design," 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019, pp. 235-240, doi: 10.1109/ISVLSI.2019.00051.
     
Created January 17, 2021, Updated December 14, 2021