



Obert R. Wood II

March 29, 2007



Outline of Presentation

Introduction

EUVL Critical Technical Issues

EUVL New Metrology Challenges

- Reflective Optics
- Reflective Masks
- EUV Resist Materials

Summary

Acknowledgements

Extreme Ultraviolet (EUV) Lithography Smarter Choice **4x Reduction Reflective** Projection Optics (0.25 – 0.45 NA) 300 mm Wafer **Source Collector Optics** 13.5 nm EUV Radiation **Reflective Mask EUV Generating Plasma**

EUVL Advantages & Disadvantages



Advantages:

- Wide process windows
- High throughput
- Extensibility

Disadvantages:

- Extreme system complexity
- Infrastructure immaturity
- High cost of ownership

EUVL Critical Technical Issues



Top 3 Critical Issues

- Reliable high-power source & collector module
- Resist resolution, sensitivity, and line edge roughness met simultaneously
- Availability of defect-free masks

Other Critical Issues

- Reticle protection during storage, handling and use
- Projection and illuminator optics quality and lifetime

Ref: 2006 EUVL Symposium Steering Committee, October 2006

Metrology Challenges – EUV Optics



EUV Reflective Multilayer Coatings

Aspheric Mirror Substrate Figure & Finish

EUV Imaging System Wavefront Quality

EUV Reflective Multilayer Coatings



AM

Smarter Choice

Ref.: R. Perera, EUV Technology – 2006 EUVL Symposium, Barcelona, November, 2006

Aspheric Mirror Substrates





Photo of SEMATECH/Berkeley MET Optics Courtesy: John Taylor, LLNL

Mirror Substrate Figure & Finish





Reprinted from D. Gaines et al., OSA Trends Opt. Photon. 4, 103-106 (1996) by permission of OSA

EUV Imaging System Wavefront Quality



Smarter Choice

Metrology Challenges - EUV Masks



- EUV Mask Blank Defect Inspection
- EUV Mask Blank Flatness Interferometry
- In the future, commercial mask shops are likely to need:
- an actinic defect inspection tool;
- a mask flatness interferometer; and
- an EUV reflectometer

EUV Reflective Mask Architecture



An EUVL reflective mask consists of buffer (e.g. SiO₂) and absorber (e.g. Cr, TaN) layers deposited over a multilayer reflector (e.g. Mo/Si). *Note: Buffer and absorber layers are etched to create the mask pattern.*



Photo Courtesy: Scott Hector, Freescale

TEM Courtesy: K. Nguyen, AMD

EUV Reflective Mask Phase Defects

- 15 nm

50 nm

100 nm



Phase defect

Smarter Choice

TEM Cross Section Courtesy: Lawrence Livermore National Laboratory

EUV Phase Defect Printability





Ref: E. M. Gullikson, et al., Proc. SPIE <u>5374</u>, 791 (2004).

EUV Multilayer Coating Light Penetration Smarter Choice 10⁰ · 13.4 nm **10⁻¹** 10⁻² Light intensity 10⁻³ 10⁻⁴ 10⁻⁵ 488 nn 266 10⁻⁶ 10⁻⁷ 50 100 150 200 250 0 Depth [nm]



EUV Mask Blank Defect Inspection



AM

Smarter Choice

Many multilayer defects are seen only with EUV inspection!

Ref: K. Goldberg et al., 50th EIPBN, 2006

Mask Blank Flatness Interferometry



Smarter Choice

Flatness in spec for 32 nm half pitch node!

Ref: H. Meiling et al., ASML – SPIE Microlithography Symposium, Feb. 21, 2006

larc

Metrology Challenges - EUV Resists



- EUV Resist Outgassing
- **EUV Reticle Contamination**
- **EUV Projection Optics Lifetime**

EUV Resist Outgassing Metrology





Witness Plate Outgassing Test

If reflectivity loss is \leq 2% then resist is safe for use

Ref.: G. Denbeaux, CNSE – 2006 EUVL Symposium, Barcelona, November, 2006

EUV Reticle Contamination





EUV Projection Optics Lifetime



Degradation of peak reflectivity decreases throughput.

 70% to 69% results in 85% of original source power (assuming 11 normal incidence mirrors)

Degradation of reflectivity uniformity impacts CD control.



Status: Optics lifetime (HVM Spec): 1% reflectance loss in 30,000 hours Optics lifetime (Currently): 1% reflectance loss in 230 hours

Summary



If the current rate of progress in EUV sources, masks and resists can be maintained over the next few years, EUVL could be ready for high volume manufacturing of semiconductor chips in 2012 or 2013.

Before this can happen, EUVL technological maturity must be demonstrated by the performance of the EUVL R&D tools delivered this year and by the readiness of EUVL infrastructure to support the introduction of EUVL pre-production tools later this decade.

Infrastructure readiness includes having the metrology in place to qualify the wavefront of the projection optics, to locate and inspect defects on multilayer-coated masks, and to ensure that resist materials do not outgas excessively.

Acknowledgements



Hans Meiling (ASML) Rupert Perera (EUV Technology) Scott Hector (Freescale) Ken Goldberg (Lawrence Berkeley National Lab) John Taylor (Lawrence Livermore National Lab) Matt Malloy (SEMATECH) Greg Denbeaux (University at Albany)



Trademark Attribution

AMD, the AMD Arrow logo, and combinations thereof, are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners.

©2007 Advanced Micro Devices, Inc. All rights reserved.