

2007 International Conference on Frontiers of Characterization and Metrology for Nanoelectronics
March 27-29, 2007 Gaithersburg, MD National Institute of Standards and Technology (NIST)


**Advanced CMOS and
Related Characterization
in MIRAI project**

Hisatsune Watanabe

MIRAI, Semiconductor Leading Edge Technologies (Selete)

The MIRAI project is supported by NEDO, Japan

- ◆ **Introduction (Nanoelectronics)**
- ◆ **MIRAI project and TSC (Selete)**
- ◆ **MIRAI activities**
- ◆ **Advanced CMOS**
- ◆ **Conclusion**




2007

2020?


2035?

2050?



MIRAI project and TSC

MIRAI project consists of parts of three organizations.




TSC (Tsukuba Semiconductor Consortium) is a virtual organization to enhance collaborative works between Selete and MIRAI.

Location : Tsukuba Ibaraki, Japan




Project Leader / Chief Science and Technology Officer


MIRAI management board (AIST/ASET/Selete)




NSI : Nano-Silicon Integration

Rough sketch of TSC R&D Targets






EUVL Program schedule




Future issues of Cu/Low-k interconnect




- Resistivity
- Reliability (EM)
- Process complexity


CNT via in low-k as a post-Cu via



- Max. current density is 1,000 times larger than Cu.
- Thermal conductivity is 10 times higher than Cu.
- Mechanical strength is 100 times larger than steel.
- Ballistic carrier transport along the tube (300K)
- Self-organizing growth mechanism ($A/R > 1000$)





CNT via grown at 450 °C using cobalt nanoparticle catalyst on TiN/Ta/Cu




40 nmφ via

A detail will be reported at this conference tomorrow pm, by Dr. Y. Awano of MIRAI project






Multilayer interconnect




M.Yamashina's simulation (0.01 μ m Si LSI Symposium in Tokyo 1997)

On-chip optical interconnect


- On-chip high speed clock sharing with less skew and low noise.
- High speed communication by wavelength multiple optical transmission within blocks and chips. (>100Gbps)




1. Clock sharing




2. Global interconnect or interconnect between chips



Micro EO Modulator




Low Voltage : ~1V
Speed Response: >20GHz




K. Ohashi, ISSCC 2006


Arrayed waveguide gratings (AWG)



Sharp bending (loss < 0.1 dB)





Branching




Need for V_{th} variability control in SRAM

- Variability science and control : an urgent issue of SRAM in SoC
- Decreasing SRAM operation margin with lowering supply voltage




SRAM layout

Large-scale SRAM operation region



Variability issue in future LSI



> 100nm Process generation

Yield improvement strategy


- Process improvement by one-by-one analysis



< 100nm Process generation

Yield improvement strategy

- Device structure improvement
- Circuit design improvement
- Process improvement by analyzing combined reasons


Variability-robust transistors and LSI






Strain Control

SiN Stressor & SD Stress




NMOS




PMOS

T. Ghani, IEDM' 03

Strained Channel



Si/SiGe Channel




STI Stress

Others


Crystal Orientation

Hybrid Orientation Technology (HOT)



Multi channel


Multi-bridge channel




High- μ Materials


SiGe channel/(110)Si
GOI (Ge on Insulator)

III-V






Commercially available SOI substrate




SiGe epitaxial growth







High temperature oxidization
 $\text{Si}_{1-x}\text{Ge}_x$ ($x > 0.3$)



Si epitaxial growth




Formation of GOI (Ge-On-Insulator) substrate








GOI thickness can be controlled in the range of 35nm ~ 2nm by adjusting Ge concentration of initial SiGe epitaxial growth

Gate stack structure management is dependent on applications (LSI makers)
 High performance (HP), Low operation power (LOP) or Low stand-by power (LSTP),
 with a resultant choice of single-or-dual high-k, single-or-dual metal, on bulk-or-SOI
 and gate-first or gate-last process




Quality control by annealing process






- Symmetric V_{th} can be obtained at [Al] 25 at.% for poly-Si.



HfAlON is an attractive material because it can obtain a symmetric V_{th} of NMOS and PMOS by controlling Al concentration.


Targets of Hf-based gate stack leakage current



Modified from the figure reported by A. Toriumi et al. (Microelectronic Engineering 80 (2005) 190)

	nMOS		pMOS	
Metal ($\Omega \downarrow$)	W, poly-Si			
Metal ($V_{th} \uparrow$) (WFM)	TaC, NiSi, HfSi, Ta(Tb, Er, Yb)N, (Ta, Hf, Mo)SiN		Pt, Ru, Re, PtSi _x , Ni ₃ Si, MoN _x , TiSiN, TiCN,	
High-k (Dipole charge) High-k ($J_g \downarrow$)	HfLaO	La₂O₃	Al₂O₃, AlN	HfAlO
		HfSiON, HfO₂, HfAlON		
IL ($\mu \uparrow$)	SiO₂, SiON			
Si (channel)	N I/I		Non I/I	F I/I


- ◆ All materials and elements shown here are reported at VLSI2005, VLSI2006, IEDM2004 and IEDM2005.
- ◆ More material combinations are proposed in world-wide patents.




Scanning probe metrology

A detail will be reported at this conference on March 29 pm, by Dr. T. Kanayama of MIRAI project

LER 3D measurement by laser interference CD-AFM




Strain distribution measurement by AFM probe near-field Raman scattering




Surface potential and impurity position measurement by STM


p (B-dope) | n⁺: As I/I




Broadband communication



Mobile communication



Digital home



Digital entertainment




Partner Robot



Eco/digital car




Supercomputer



- ◆ Various semiconductor devices are key components for their performances.
- ◆ Ultra-low power consumption of LSIs is a strong demand in all these applications.


Honda



AIST



Sony



NEC



- ◆ **Any kind of next generation semiconductor applications including partner robots or supercomputers needs high performance with extremely low power consumption.**
- ◆ **MIRAI project is focusing on low power CMOS technologies in the nanoelectronics era.**

Thank you for your attention !