

2007 International Conference on Frontiers of Characterization and Metrology for Nanoelectronics March 27-29, 2007 Gaithersburg, MD National Institute of Standards and Technology (NIST)

# Advanced CMOS and Related Characterization in MIRAI project

#### Hisatsune Watanabe MIRAI, Semiconductor Leading Edge Technologies (Selete)

The MIRAI project is supported by NEDO, Japan



# Introduction (Nanoelectronics)

- MIRAI project and TSC (Selete)
- MIRAI activities
- Advanced CMOS
- Conclusion





# IRAI Beyond-CMOS devices with novel architectures 2007 2020? 2035? 2050?







# **TSC (MIRAI project and Selete)**













**NSI : Nano-Silicon Integration** 



#### **Rough sketch of TSC R&D Targets**





#### **EUVL system**





#### **EUVL Program schedule**





#### **Post-Cu interconnect**



CNT via in low-k as a post-Cu via



Max. current density is 1,000 times larger than Cu.
Thermal conductivity is 10 times higher than Cu.
Mechanical strength is 100 times larger than steel.
Ballistic carrier transport along the tube ( 300K)
Self-organizing growth mechanism (A/R>1000)



#### **CNT via using cobalt catalyst**



A detail will be reported at this conference tomorrow pm, by Dr. Y. Awano of MIRAI project





IRAI



M.Yamashina's simulation (0.01µm Si LSI Symposium in Tokyo 1997)



### **On-chip optical interconnect**

- On-chip high speed clock sharing with less skew and low noise.
- High speed communication by wavelength multiple optical transmission within blocks and chips. ( >100Gbps )



#### 1. Clock sharing





#### **Optical micro devices for on chip interconnect**

#### **Micro EO Modulator**





Variability science and control : an urgent issue of SRAM in SoC
Decreasing SRAM operation margin with lowering supply voltage





#### Variability issue in future LSI





#### **Evolution of CMOS miniaturization**

T.Eimori, SFJ2006 Modified by H.W.





#### **CMOS booster technologies**







#### **Mobility Enhancement Technologies**





#### Formation of strained Si SOI substrate





#### Formation of GOI (Ge-On-Insulator) substrate





GOI thickness can be controlled in the range of 35nm ~ 2nm by adjusting Ge concentration of initial SiGe epitaxial growth





Gate stack structure management is dependent on applications (LSI makers) High performance (HP), Low operation power (LOP) or Low stand-by power (LSTP), with a resultant choice of single-or-dual high-k, single-or-dual metal, on bulk-or-SOI and gate-first or gate-last process





#### **Quality control by annealing process**





• Symmetric V<sub>th</sub> can be obtained at [Al] 25 at.% for poly-Si.



HfAION is an attractive material because it can obtain a symmetric Vth of NMOS and PMOS by controlling Al concentration.

M. Kadoshima et al., VLSI Symp. 2005 p.70

## Targets of Hf-based gate stack leakage current

IRAI



Modified from the figure reported by A. Toriumi et al. (Microelectronic Engineering 80 (2005) 190)



	nMOS			pMOS			
Metal (Ω↓)		ly-Si					
Metal (Vth‡) (WFM)	TaC, NiSi, HfSi, Ta(Tb, Er, Yb)N, (Ta, Hf, Mo)SiN			Pt, Ru, Re, PtSi <sub>x</sub> , Ni₃Si, MoN <sub>x</sub> , TiSiN, TiCN,			
High-k (Dipole charge) High-k (Jg↓)	HfLaO	La <sub>:</sub> Hf	<u>o</u> ₃ SiON, Hf	<u>Al<sub>2</sub>C</u> 0 <sub>2</sub> ,HfAl	O <sub>3</sub> ,AIN	Hf <i>i</i>	
IL(µ↑)	SiO <sub>2</sub> ,			SiON			
Si (channel)	N I/I		Nor	ח ו/ו		F I/	

- All materials and elements shown here are reported at VLSI2005, VLSI2006, IEDM2004 and IEDM2005.
- More material combinations are proposed in world-wide patents.

## Metrology and characterization by MIRAI project





A detail will be reported at this conference on March 29 pm, by Dr. T. Kanayama of MIRAI project

LER 3D measurement by laser interference CD-AFM

IRAI





Strain distribution measurement by AFM probe near-field Raman scattering

Raman scattering Nano silver Surface potential and impurity position measurement by STM

p (B-dope) n<sup>+</sup>: As I/I



#### Huge semiconductor applications grown in Japan IRAI



#### Digital entertainment









#### Partner Robot HONDA SONY AIST NEC Other Balles tonal











Various semiconductor devices are key components for their performances. Ultra-low power consumption of LSIs is a strong demand in all these applications.

# **IRAI** Japan's next semiconductor market ; Partner robot







Sony



NEC





- Any kind of next generation semiconductor applications including partner robots or supercomputers needs high performance with extremely low power consumption.
- MIRAI project is focusing on low power CMOS technologies in the nanoelectronics era.

# Thank you for your attention !