March 18, 2005

# Metrology for Emerging Devices and Materials

**Eric M. Vogel** Leader, CMOS and Novel Devices Group and Director, NIST AML Nanofab





Semiconductor Electronics Division Gaithersburg, MD 20899



## **Outline**

2005 Intl. Conf. on Char. and Metrology for ULSI Technology Acknowledgments

- Trends in Electronics
- The End of CMOS?
- Beyond CMOS Emerging Devices and Materials
- Characterization Needs for Emerging Devices and Materials (using examples)
  - Analytical characterization of chemical, structural, electrical, and atomic bonding at the nano-/atomic- scale.
  - Electrical test structures for timely characterization of electronic properties of nanoscale components (e.g. molecules, nanotubes, nanowires).



### Acknowledgments People

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 

2005 Intl. Conf. on Char. and Metrology for ULSI Technology John Bonevich (TEM)

Christina Hacker (FTIR)

Joseph Kopanski (Scanning Capacitance Microscopy)

Sang-mo Koo (Nanowires)

Michael Gaitan (Single Molecule Measurement and Manipulation)

Qiliang Li (Nanowires)

Eric Lin et al. (Organic Electronics)

Seoung-Eun Park (Scanning Kelvin Probe)

Curt Richter (Molecular Electronics)

John-Henry Scott (Analytical Characterization)



### Acknowledgments CMOS and Novel Devices Group

Performs research and development for the metrology, test structures, and reference materials required for CMOS and Beyond devices and their constituent materials.

#### **Summary of Core Competencies**

- 1. Electrical characterization of CMOS and Beyond devices
- Broad understanding of electronic materials characterization and surface science including specific expertise in SCM and Ellipsometry
   Micro-/Nano- fabrication



"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 



### Acknowledgments Intl. Tech. Roadmap for Semiconductors

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 



Char. and Metrology for ULSI Technology

2005 Intl. Conf. on



Eric M. Vogel

for ULSI Technology

#### Trends in Electronics Moore's Law





Trends in Electronics More than Moore's Law

**Moore's Law:** Smaller, faster and cheaper logic and memory (CMOS and Beyond)

**Functional Electronics:** On-chip optical components, RF, power, sensors, bio tools, MEMS

**Ubiquitous Electronics:** Putting cheap electronics everywhere

"Metrology for Emerging Devices and Materials" Eric M. Vogel



#### **Trends in Electronics** *Functional Electronics*

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 





Extracted from **Dennis Buss**' Centennial Lecture Series Talk at NIST, "Jack Kilby's Invention and the Ensuing 40 Years of IC Technology Innovation," March 30, 2001



"Metrology for Emerging Devices and Materials"

Eric M. Vogel

for ULSI Technology

2005 Intl. Conf. on Char. and Metrology **Trends in Electronics** *Functional Electronics* 

On-chip molecular/biological manipulation and characterization using MEMS



NanoBioTechnology

Electronics meets Biology

Measurements: Electronic, Optical, Force

Manipulation (Capture): Vials, Beads, Arrays

M. Gaitan et al. (NIST)





The NIST Organic Electronics Competence Team (E. Lin, C. Richter et al.), Marc Gurau and C. K. Chiang

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 



**CMOS** = Complementary Metal Oxide Semiconductor **FET** = Field Effect Transistor



"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 



### The End of CMOS? Many "Red Brick Walls"

"Metrology for Emerging Devices and Materials" Eric M. Vogel

2005 Intl. Conf. on Char. and Metrology for ULSI Technology

#### Possible "Red Brick Walls"

- Equivalent gate dielectric thickness <1nm
- Random dopant fluctuation
- Depletion of the polysilicon gate electrode

 Resistance of contact to devices too high

		. 1	0	0	0/ 1				
Year of Production	2003	2004	2005	2006	2007	2008	2009	Driver	
Technology Node		hp90			hp65				
DRAM ½ Pitch (nm)	100	90	80	70	65	57	50	DRAM	
MPU/ASIC ½ Pitch (nm)	107	90	80	70	65	57	50	MPU	
MPU Printed Gate Length (nm)	65	53	45	40	35	32	28	MPU	
MPU Physical Gate Length (nm)	45	37	32	28	25	22	20	MPU	
Equivalent physical oxide thickness for MPU/ASIC T <sub>ox</sub> (nm) [A, A1]	1.3	1.2	1.1	1.0	0.9	0.8	0.8	MPU	
Gate dielectric leakage at 100°C (nA/µm) High-performance [B, B1, B2]	100	170	170	170	230	230	230	MPU	
Table 71h Thermal and Thin Film Doning and Ftching Technology Requirements—I ong-term									

		0	07	-		0	
Year of Production	2010	2012	2013	2015	2016	2018	Driver
Technology Node	hp45		hp32		hp22		
DRAM ½ Pitch (nm)	45	35	32	25	22	18	DRAM
MPU/ASIC ½ Pitch (nm)	45	35	32	25	22	18	MPU
MPU Printed Gate Length (nm)	25	20	18	14	13	10	MPU
MPU Physical Gate Length (nm)	18	14	13	10	9	7	MPU
Equivalent physical oxide thickness for MPU/ASIC $T_{ox}$ (nm) [A, A1]	0.7	0.7	0.6	0.6	0.5	0.5	MPU/ASI
Gate dielectric leakage at 100°C (µA/µm) high-performance [B, B1, B2]	0.33	0.33	1	1.00	1.67	1.67	MPU/ASI

Table 71a Thermal and Thin Film, Doping and Etching Technology Requirements-Near-term



### The End of CMOS? It's Going to be Tough to Replace

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 

2005 Intl. Conf. on Char. and Metrology for ULSI Technology



<< \$4B to fab\*









NIST



#### Beyond CMOS Emerging Logic Devices

Availability Sequence		1	2	2-3	2-3	4	5	6
Device		$\bigcirc$						
	FET	RSFQ <sup>[A,B,C]</sup>	1D structures	Resonant Tunneling Devices	SET	Molecular	QCA <sup>[D]</sup>	Spin transistor
Types	<ul> <li>Si CMOS</li> </ul>	- 11	<ul> <li>CNT FET</li> <li>NW FET</li> <li>NW hetero- structures</li> <li>Crossbar nanostructur e</li> </ul>	<ul> <li>RTD-FET</li> <li>RTT</li> </ul>	• SET	<ul> <li>2-terminal</li> <li>3-terminal FET</li> <li>3-terminal bipolar transistor</li> <li>NEMS</li> <li>Molecular QCA</li> </ul>	<ul> <li>E: QCA**</li> <li>M: QCA**</li> </ul>	<ul> <li>Spin FET (SFET)</li> <li>Spin-valve transistor (SVT)</li> </ul>
Supported Architectures	<ul> <li>Conventional</li> </ul>	<ul> <li>Pulse</li> </ul>	<ul><li>Conventional</li><li>Cross-bar</li></ul>	<ul><li>Conventional</li><li>CNN</li></ul>	<ul> <li>CNN</li> </ul>	<ul> <li>Memory- based</li> <li>QCA</li> </ul>	• QCA	<ul> <li>Quantum</li> <li>Programmable logic</li> </ul>
Cell Size (spatial pitch)	100 nm*	0.3 µm	100 nm*	100 nm*	40 nm	Not known	60 nm	100 nm*
Density (device/cm <sup>2</sup> )	3E9	1E6	3E9	3E9	6E10	1E12	3E10	3E9
Switch Speed	700 GHz	1.2 THz	Not known	1 THz	1 GHz	Not known	30 MHz	700 GHz
Circuit Speed	30 GHz	250-800 GHz	30 GHz	30 GHz	1 GHz	<1 MHz (NEMS)	1 MHz	30 GHz
Switching Energy, J***	2×10 <sup>-18</sup>	2×10 <sup>-19</sup> (Nb) [>1.4×10 <sup>-17</sup> ]	2×10 <sup>-18</sup>	>2×10 <sup>-18</sup>	1×10 <sup>-18</sup> [>1.5×10 <sup>-17</sup> ] <sup>[C]</sup>	1.3×10 <sup>-16</sup> (NEMS)	$[E:>1\times10^{-18}]^{[E]}$ M:>4×10 <sup>-17</sup>	2×10 <sup>-18</sup>
Binary Throughput, GBit/ns/cm <sup>2</sup>	86	0.4	86	86	10	N/A	0.06	86
Gain			Must be >>1 fo	r all devices. See	Table 63b for exp	erimental values		
Operational Temperature	RT	<ul> <li>4 K (Nb)</li> <li>77 K (HTS)</li> <li>20 K(MgB<sub>2</sub>)</li> </ul>	RT	RT	20 K	RT	E:QCA Cryogenic M:QCA RT	<ul> <li>Cryogenic (SFET)</li> <li>RT (SVT)</li> </ul>
CD Tolerance	Critical	Not critical	Not critical	Very critical	Very critical	Not critical	Very critical <2% (M: QCA)	Critical
Materials System	Si	Nb HTS	CNT Si III-V	III-V Si-Ge	III-V Si	C-60	Al/Al <sub>2</sub> O <sub>3</sub> (E: QCA)	<ul> <li>III-V (SFET)</li> <li>Si/FM (SVT)</li> </ul>
Most Complex Circuit Demonstrated				See Ta	ble 63b			

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 

NIST

### Beyond CMOS Emerging Memory Devices

#### Table 62a Emerging Research Memory Devices—Projected Parameters

Insulator Nano-floating Single/Few Present Day Baseline Phase Change Floating Body Resistance Molecular Electron Gate DRAM Technologies  $Memorv^*$ Change Memories\*\*  $Memory^{**}$ Memories\*\* Memory\*\* Storage Mechanism . Engineered Device Bi-stable DRAM NOR Flash OUM 1TDRAM tunnel barrier SET MIM switch Types or nanocrystal Availability 2004 2004 ~2006 ~2006 >2006 >2007 ~2010 >2010 Cell 1T1C 1T 1T1R 1T 1T1T1T1R 1T1R Elements Initial F 90 nm 90 nm 100 nm 70 nm 80 nm 65 nm 65 nm 45 nm 8F<sup>2</sup> 12.5F<sup>2</sup>  $\sim 4F^{2}[A]$ ~6F<sup>2</sup> ~6F<sup>2</sup> ~6F<sup>2</sup> ~6F<sup>2</sup> Cell Size Not known 0.065 μm<sup>2</sup> 0.101 µm<sup>2</sup> 0.06 µm<sup>2</sup> 0.025 μm<sup>2</sup> 0.0049 μm<sup>2</sup> 0.038 um<sup>2</sup> 0.025 μm<sup>2</sup> <10 ns [A,B] Access Time <15 ns ~80 ns <100 ns <10 ns <10 ns Slow ~10 ns <10 ns [A,B] Store Time <15 ns ~1 ms <100 ns <10 ns <100 ns <100 ns ~10 ns Retention <10 ms <sup>[A]</sup> 64 ms 10-20 yrs >10 yrs >10 yrs ~100 sec ~1 month ~1 year Time >1E15 [A] E/W Cycles Infinite 1E5 >1E13 >1E6 >1E9 >1E3 >1E15 Non- Non-. Density Density Non- Density Low Density volatile volatile volatile voltage Economy . Economy Low power Low power Multi-bit Fast read Multi-bit . Low power . General . 3D Advantages cells and write cells Rad hard potential . Multi-bit Multi-bit Defect cells cells tolerant Need SOI New Volatile Scaling Scaling Large E/W . Material . Dimension . . control for current quality materials Retention Thermal RT and -New versus stability operation integration materials scaling Challenges Background Slow and . Dopant charge integration access fluctuation disturb Speed . Endurance versus R trade-off Maturity Production Production Development Demonstrated Research Research Research Research Research 3\*\*\* 3 61 40 3 43 Activity\*\*\*\*

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 



"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 

### Characterization Needs for Emerging Devices and Materials

**Analytical** <u>characterization</u> of chemical, structural, and electrical, properties at the nano-/atomic- scale.

- Unlikely to find one "holy grail"
- Need 2D/3D
- Need Å spatial resolution
- Need atomic sensitivity
- Need subsurface characterization (specifically organic/inorganic).
- Need to profile local properties

**Electrical test structures** for timely characterization of electronic properties of nanoscale components (e.g. molecules, nanotubes, nanowires).

- Results must be independent of contacts
- Need independent confirmation of results

NIST

### Analytical Characterization Unlikely to Find One "Holy Grail"

"Metrology for Emerging Devices and Materials" Eric M. Vogel

2005 Intl. Conf. on Char. and Metrology for ULSI Technology • Quantum dot memories generally show hysterisis and retention time that is strongly dependent on the size and distribution of the dots.

• The measured size of the quantum dots determined using AFM is larger than that determined using TEM.



C-V









†J. Park, C. A. Richter, J. Y. Kim, N. V. Nguyen, J. E. Bonevich, and E. M. Vogel, 'Characterization of ultrathin amorphous silicon and correlation with crystalline evolution after thermal annealing,' 2003 MRS Spring Meeting.



#### Analytical Characterization Need 3D

FIN/Tri-gate FETs are based upon Si-nanowires

Need to monitor:

- 3D properties...
  - Accurate size of wire
  - Film thicknesses (ie, gate dielectric) on a 3D structure
- 3D Processing parameters: Pattern/orientation dependent oxidation?



Multiple Si-nanowire FET



Intel

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 

NIST

#### Analytical Characterization 2D Compositional Mapping

"Metrology for Emerging Devices and Materials" Eric M. Vogel

2005 Intl. Conf. on Char. and Metrology for ULSI Technology



"Tuning the Magnetic Properties of Multilayer Nanowires," M. Chen, L. Sun, J.E. Bonevich, D.H. Reich, C.L. Chien, and P.C. Searson, Appl. Phys. Lett., **82** (2003) 3310.

#### **Energy Filtered Imaging**

Spatial Resolution,  $d = C_c \beta \Delta E / E_0$ 

 $C_c = 1.4 \text{ mm}, \beta = 10 \text{ mrad},$  $\Delta E = 20 \text{ eV}, E_0 = 300 \text{ keV}$ 

 $\therefore$  d  $\approx$  1 nm





### Analytical Characterization Need 3D

#### J.-H. Scott (NIST)

• Currently, most used approach is 2D projection or surface morphologic imaging with limited chemical mapping

- This approach can easily lead to misinterpretation
- Chemical 3D information is required.



Drawing by John O'Brien, The New Yorker Magazine (1991)

NIST

### Analytical Characterization 3D Holography using TEM

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 

25 nm TiO, particle with internal void Exp phase Phase Shift (rads) Spherical particle with void Spherical particle with inclusion 20 70 Distance (nm)

Electron phase shifts are sensitive to variations in:

Mean inner potential (thickness)

Electro-magnetic fields (fluxons, pn junctions)



Char. and Metrology for ULSI Technology

2005 Intl. Conf. on

### **Analytical Characterization** Need Å Resolution and Atomic Sensitivity

J.-H. Scott (NIST)



"Metrology for Emerging Devices and Materials" Eric M. Vogel

Sensitivit

ncreasing



#### **Analytical Characterization** *Need Subsurface Characterization*

#### Backside FTIR

#### C. Hacker (NIST)

Spectroscopic characterization of the buried metal-SAM interface can be studied by using infrared radiation through IR-transparent substrates and thin films.



\*Characterizing the structure of organics is a problem.



Slide No. 25



"Metrology for Emerging

Devices and Materials<sup>7</sup> Eric M. Vogel

#### **Analytical Characterization** *Need to Profile Local Electronic Properties*

#### Scanning Kelvin to profile the surface potential

- Non-contact/destructive measurements of variations in surface potential
- Available for mapping local charge distributions
- Able to monitor processes
- Capable of determining the relative work functions of a conducting surface

with a precision of 2~3 meV and a spatial resolution of about 10 nm

2005 Intl. Conf. on Char. and Metrology or ULSI Technology

S.-E. Park (NIST)



(A conventional MOS structure)



(SKPM tip radius  $\approx$  10 nm)

Slide No. 26

NIST

### Analytical Characterization Need to Profile Properties

• The true tip geometry must be deconvolved from the measurement of the sample.

J. Kopanski (NIST)



Char. and Metrology for ULSI Technology

2005 Intl. Conf. on



"Metrology for Emerging Devices and Materials"

Eric M. Voge

#### Electrical Test Structures Molecular Electronics

A Device prototype that enables robust electrical measurements of molecules



Schematic of planar nanoBucket

#### **Criteria**:

- Characterizes Molecules
- Tunable to fit Molecules
- Prototypical Device Structure
- "Makeable"

   (i.e., transferable)



#### C. Richter (NIST)

#### NanoBuckets allow control:

- Variety (contacts & molecules)
- Depth (molecular length)
- Area (no. of molecules)



### Electrical Test Structures Contacts

"Ideal structure"

Metal Contact 2

1. Non-invasive top-metal

- 2. Well-ordered monolayer
- 3. Smooth bottom contact



 Most common failure mode during fabrication is physical shorting of top- to bottom-metal through molecular monolayer



• Observed electrical behavior in moletronic devices is often not intrinsic to molecules, but attributed to metal interfaces/behavior.

#### C. Richter (NIST)

We must learn how to successfully put metals on monolayers for molecular electronics to succeed.

or ULSI Technology

2005 Intl. Conf. on har. and Metrology

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 



#### Electrical Test Structures Contacts



"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 



#### Electrical Test Structures Contacts

Methods to characterize the contact resistance to nanowires



"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 

NIST

### Electrical Test Structures Reproducible Data

"Metrology for Emerging Devices and Materials" *Eric M. Vogel* 



for ULSI Technology

Char. and Metrology



Eric M. Vogel

for ULSI Technology

#### Electrical Test Structures Reproducible Data



Slide No. 33



"Metrology for Emerging Devices and Materials"

Eric M. Vogei

#### Electrical Test Structures Reproducible Data

High Inversion Current in Silicon Nanowire Field Effect Transistors

Sang-Mo Koo, Akira Fujiwara, Jin-Ping Han, Eric M. Vogel, Curt A. Richter, and John E. Bonevich

Web Release Date: 30-Sep-2004; NanoLetters



Using geometrically controlled test structures, the dependence of mobility on nanowire width was determined.



Summary

- "Metrology for Emerging Devices and Materials" *Eric M. Vogel*
- 2005 Intl. Conf. on Char. and Metrology for ULSI Technology

- The future of electronics involves many thrusts: Moore's Law (faster, smaller, cheaper CMOS and Beyond), Functional Electronics (On-chip optical components, RF, power, sensors, bio tools, MEMS), and Ubiquitous Electronics (Cheap electronics everywhere).
- There are many "red brick walls" for CMOS technology, but it will likely continue for the foreseeable future.
- There are numerous emerging architectures, logic & memory devices, and materials that are being researched for Beyond CMOS.



"Metrology for Emerging

Devices and Materials<sup>3</sup> Eric M. Vogel

### Characterization Needs for Emerging Devices and Materials

**Analytical characterization** of chemical, structural, electrical, and atomic bonding at the nano-/atomic- scale.

- Unlikely to find one "holy grail"
- Need 2D/3D
- Need Å spatial resolution
- Need atomic sensitivity
- Need subsurface characterization (specifically organic/inorganic).
- Need to profile local properties

**Electrical test structures** for timely characterization of electronic properties of nanoscale components (e.g. molecules, nanotubes, nanowires).

- Results must be independent of contacts
- Need independent confirmation of results