

| IBM T. J. Watson Research Center



# **Metrology and Precision for Nanoscale Manufacturing:**

***Current Trends and Future Directions in Nanoelectronics***

Thomas N. Theis,  
Director, Physical Sciences, IBM Research

# An exploratory quantum device

## IBM Josephson Junction Qubit



Measured probability of finding the system in the "current flowing out" state





## 5 criteria for building a practical quantum computer *(The DiVincenzo Criteria)*


1. Well-defined extendible qubit array (stable memory)
2. Preparable in the “000...” state
3. Long decoherence time ( $>10^4$  operations)
4. Universal set of gate operations
5. Single-quantum measurements (read out)

Meeting these criteria will require

- unprecedented uniformity of device characteristics
- extremely precise control of dynamical phase in operation
- corresponding improvements in metrology



The criteria for historically successful classical logic devices are very different.



### Amplification:

- ⇒ Input drives the output
- ⇒ Signal level restoration
- ⇒ Noise immunity
- ⇒ Global as well as local communications


After H.-S. P. Wong, "Novel Device Options" in Sub-100nm CMOS Short Course, IEDM, 1999

# Topics

- The extension of silicon CMOS technology
  - Challenges: Device variability and power dissipation
  - Solutions: High-k and other innovations in materials and device structures
- The search for the “ultimate” FET
- Prospects for adiabatic switching and reversible logic
- “Beyond the FET”:  
The Nanoelectronics Research Initiative -- a path for the commercial emergence of quantum devices?

# Transistor Scaling


Dennard, et al., 1974



## RESULTS:


- Higher Density:**  $\alpha^2$
- Higher Speed:**  $\alpha$
- Lower Power:  
per circuit**  $1/\alpha^2$
- Power Density:** Constant

# The silicon transistor in manufacturing ...



←35 nm→  
Gate Length

... and in the lab.



B. Doris et al., *IEDM*, 2002


# The Problem with Variability

## Device-to-device

- Dopant density fluctuations
- Line-edge roughness
- Gate oxide variations
- SOI thickness variations

## Across chip


- ACLV
- Process temperature
- Line-edge roughness
- Etch/Deposition rate



## Variations in:

- Intrinsic device parameters
- Extrinsic parasitic resistances/capacitances

# Types of Variability




## Across chip systematic variation

- Process characterization
- Process / design interaction
- Design compensation

## Wafer/lot uniformity (mean shift)

- Tool/process monitor
- Process control
- SPC control




## Local random variations

- Best case  $\sigma$
- De-convolute from other sources
- Design robustness needed

T. C. Chen, ISSCC 2006

# The Impact of Variability on Power and Performance

- Power consumption dominated by a small fraction of transistors with low threshold
- Performance determined by the majority at nominal channel length and  $V_t$





From J. Cai et al., (IBM).

➤ 30% performance hit or 100% power increase caused by variability


T. C. Chen, ISSCC 2006

# Restricted Design Rules (RDR)

- Narrow features placed on uniform and coarse grid (by macro)
- Single orientation of narrow features (by macro)
- Limit number of pitches and linewidths




- Co-optimize the RET tuning for set of required pitches




T. C. Chen, ISSCC 2006


## Improved Resist Performance Required for the 32 nm Node



Multilayer stack sidewall roughness from 248nm photoresist transferred into underlayers, measured using AFM




Post-etch Line Edge Roughness on Silicon Oxide Surface after Resist Strip



T. C. Chen, ISSCC 2006




The origin of LER in Chemically Amplified Resists has been carefully studied, and new resists are under development.




# Microprocessor Transistor Count

Lithography continues to deliver density scaling.




Still, we are approaching some limits.





# Microprocessor Clock Speed Trends

Cooling costs are limiting clock speeds.





# The Problem with Passive Power Dissipation: The Inability to Scale Atoms



- Direct tunneling through the gate insulator will be the dominant cause of static power dissipation.
- Single atom defects can cause local leakage currents 10 – 100x higher than the average current, impacting reliability and generating unwanted variation between devices.

# The Work-Around: High-k Insulator / Metal Gate Stack




90nm Gate Dielectric:  
 $T_{inv} = 19\text{A}$   
 $ToxGL = 11\text{A}$


High-k/Metal Gate Stack:  
 $T_{inv} = 14.5\text{A}$   
 $ToxGL = 16\text{A}$

# Improving Performance

- No longer possible by scaling alone
  - New Device Structures
  - New Device Design point
  - New Materials




# Innovation Will Continue: Transistor Roadmap Options




In general, growing power dissipation and increasing process variability will be addressed by introduction of new materials and device structures, and by design innovations in circuits and system architecture.

# Post-Silicon CMOS: The Quest for the Ultimate FET





Self-Aligned Carbon Nanotube FET:  
Extension Contacts Based on  
Charge-Transfer Chemical Doping



Vertical Transistor  
Based on Semiconductor Nanowires


# Individual Vertical Surround Gate Si Nanowire FET




- Undoped 60 nm SiNWs on n-Si
- Al bottom contact
- Ni top contact
- 20 nm PECVD  $\text{SiO}_2$  dielectric
- Al gate
- Accumulation (p-type)
- Weak inversion
- Large currents ( $20\mu\text{A}$  @  $V_{sd}=3\text{V}$ )
- No gate leakage (<  $1\text{pA}$  @  $V_g=4\text{V}$ )
- Swing ~250 mV/decade
- On/Off ratio  $\sim 10^4$

# Intrinsic Performance of Carbon Nanotube FETs


Simple back-gated CNTFET




Subthreshold Characteristics



Output Characteristics



Temperature dependence



Yu-Ming Lin et al. (IBM), EDL 2005

# Intrinsic Switching Speed of CNFETs

Cut-off Frequency

$$f_T = \frac{g_m}{2\pi C_g}$$



$C_g$  : gate capacitance

	Lin et al. (IBM)	Javey et al. (Stanford)	Seidel et al. (Infineon)
Diameter	~ 1.8 nm	~ 1.7 nm	~ 1.1 nm
Gate Dielectric	10-nm SiO <sub>2</sub>	8-nm HfO <sub>2</sub>	12-nm SiO <sub>2</sub>
Maximum g <sub>m</sub>	12.5 μS	27 μS	3.5 μS
C <sub>g</sub> /L	38 pF/m	120 pF/m	32 pF/m
f <sub>T</sub> @ L <sub>g</sub> = 65 nm	<b>800 GHz</b>	550 GHz	260 GHz


Yu-Ming Lin *et al.* (IBM), EDL 2005

# Carbon Nanotube FET:

## Potential for greatly improved turn-on characteristics (low-voltage operation)




Dual-Gate  
CNTFET



J. Appenzeller, Y.-M. Lin,  
J. Knoch, and Ph. Avouris,  
Phys. Rev. Lett. **93**, 196805 (2004)

## FETs approach the “kT” limit



Data compiled by  
R. Keyes,  
IBM Research Emeritus

# Can we operate FETs near or below the “kT” limit?

## Two paths

### 1. Conventional Logic:

Reduce  $\frac{1}{2}CV^2$  toward the “kT” limit, accept the reduction in switching speed, and use redundancy and error correction to keep the error rate in bounds.  
(Refrigeration is allowed, but this makes economic sense only if *total* power dissipation is *reduced*.)



### 2. Reversible Logic:

Maintain  $\frac{1}{2}CV^2$  well above kT, implement adiabatic switching, energy-conserving reversible logic circuits, and energy-recovering (i.e. resonant circuit) power supply to reduce energy losses per switching event to  $\sim kT$  or below.

# Adiabatic Charging



How much energy must be dissipated to charge a capacitor?

Abrupt method



$$E = \frac{1}{2} CV^2$$

Quasi-static Charging



$$E = \frac{1}{2} CV^2 \left( \frac{2RC}{T} \right)$$

( $T \gg RC$ )

# Adiabatic Switching

To take advantage of quasi-static charging in logic, there are 2 steps:

First, close switch ( $V_{CLK} = V_{CAP}$ )



Then, apply clock power (slowly)



Rule 1: never close a switch (turn on an FET) while there is voltage across it.


Rule 2: don't ramp the voltage too quickly.

# Applications of Adiabatic Charging

- Drive specific capacitances which cause large dissipation.
  - Power supplies
  - Energy conserving data bus drivers
- Broadly implement reversible logic.
  - Retractile cascade, reversible pipelines (easy)
  - High-efficiency regenerative power supply (difficult)

## Reversible Logic: Implementation with FETs

- It is conceptually possible to build general purpose reversible computers with energy dissipation per operation going asymptotically to zero as frequency goes to zero.
- But, frequency must be reduced by about 1/1000 to achieve benefits with respect to conventional approaches to CMOS logic.




Dissipation of 4 bit ripple counter (D. J. Frank, 1995)

# Adiabatic Computing

Energy dissipation depends on the physics of the device!

## Quasi-static Charging




$$E = \frac{1}{2} CV^2 \left( \frac{2RC}{T} \right)$$

This assumes  $T \gg RC$ .

Energy-time  
trade-off depends  
strongly on  
device physics!

## Quasi-static Charging + Superconductivity



Charging through a superconductor, which behaves as an inductor and resistor in parallel.

$$E = \frac{\pi^4}{8} CV^2 \left( \frac{RC(L/R)^2}{T^3} \right)$$

This assumes  $T \gg RC$   
and  $T \gg L/R$ .


DJ Frank, MIT Workshop on Reversible Computation, February 14, 2005

# Will there be a successor to the FET?


- Many have written about this subject.
- An article by George Bourianoff (“The Future of Nanocomputing”, IEEE Computer 36, pp. 44–53) sparked discussions within the SRC regarding the objectives of a new research program – the Nanoelectronics Research Initiative (NRI) – which would stimulate the exploration of devices “beyond the FET”.  
→ computational state vectors other than electronic charge

# Beyond Charged-Based Logic?


- Spins




- Nanomechanics



- Photons and Plasmons



- DNA Chemistry



# Nanoelectronics Research Initiative (NRI)

- AMD, Freescale, Micron, TI, IBM, Intel  
→ Joint Industry funding of University Research
- Promoting both
  - Invention / Discovery (distributed research, “let many flowers bloom”)
  - Proof of Concept (focused university consortia with outstanding facilities)
- “Extend the historical cost/function reduction, along with increased performance and density ... **orders of magnitude beyond the limits of CMOS**”
  - Computational State Vectors other than Electronic Charge
  - **Non-equilibrium Systems**
  - Novel Energy Transfer Mechanisms
  - Nanoscale Thermal Management
  - Directed Self-assembly of such structures

A device that switches much faster than the ultimate transistor must dissipate much less power per switching event than the ultimate transistor.

- ➡ Fast, near-adiabatic switching
- ➡ Energy-conserving (reversible) logic
- ➡ Precise control of dynamical phase over many logical operations
- ➡ Fine-grained error correction


A device that can be integrated much more densely than the ultimate transistor will be much smaller than the ultimate transistor.

- ➡ “Classical” logical states approximated by small ensembles of quantum states
- ➡ Quantum decoherence contributes to error rate
- ➡ Fine-grained error correction

# Spin angular momentum transfer and spin-torque:

J. C. Slonczewski, J. Magn. Magn. Mater. **159**, L1 (1996); ibid, **195**, L261 (1999).

J. Z. Sun, J. Magn. Magn. Mater. **202**, 157 (1999); Phys. Rev. B62, 570 (2000), Nature **425**, 359 (2003).



# Unknowns

- The device  
(So far, nothing smaller or faster than an FET can reliably gate another device.)
- Energy cost of the control system.
  - Analogous to a clock in a conventional circuit?
  - Stringent timing requirements and limits on energy dissipation?
- Energy cost of error correction

# Conclusions

- Silicon CMOS logic will be extended at least another 10 years.
  - New materials and transistor structures
  - Cooperative circuit and device technology co-design
- BUT ... we appear to be entering an era in which fundamental physics and truly adventurous electrical engineering will again play a central role in the evolution of information technology.
  - New materials, devices, and circuit architectures ...
  - ... pushing the physical limits of precision and metrology!

# Thanks to colleagues ...

Paul Solomon

David J. Frank

Charles Bennett

for many discussions, both recent and long past ...

