

IBM T. J. Watson Research Center

Metrology and Precision for Nanoscale Manufacturing:

Current Trends and Future Directions in Nanoelectronics

Thomas N. Theis, Director, Physical Sciences, IBM Research

© 2007 IBM Corporation

-	And and a second se	
	test may be a ferred	
	and the second s	
	tions was the party of	
_	and the second secon	

An exploratory quantum device IBM Josephson Junction Qubit





Measured probability of finding the system in the "current flowing out" state

-	- 194	-	1	-
	-			
	-			

5 criteria for building a practical quantum computer (The DiVincenzo Criteria)

- 1. Well-defined extendible qubit array (stable memory)
- 2. Preparable in the "000..." state
- 3. Long decoherence time (>10⁴ operations)
- 4. Universal set of gate operations
- 5. Single-quantum measurements (read out)

Meeting these criteria will require

- \rightarrow unprecedented uniformity of device characteristics
- → extremely precise control of dynamical phase in operation

corresponding improvements in metrology

_	
-	
	Internet (1999 - Street and
1.1	Long Street in Asso.

T.N. Theis,

03/22/2007

The criteria for historically successful classical logic devices are very different.



After H.-S. P. Wong, "Novel Device Options" in Sub-100nm CMOS Short Course, IEDM, 1999

Designed Allow Street	

Topics

- The extension of silicon CMOS technology
 - Challenges: Device variability and power dissipation
 - Solutions: High-k and other innovations in materials and device structures
- The search for the "ultimate" FET
- Prospects for adiabatic switching and reversible logic
- "Beyond the FET": The Nanoelectronics Research Initiative -- a path for the commercial emergence of quantum devices?

-		-	-	1. A	
	1000				
	-	-			

Transistor Scaling

Dennard, et al., 1974



 $1/\alpha^2$

Constant

Lower Power:

Power Density:

per circuit

The silicon transistor in manufacturing ...





... and in the lab.



B. Doris et al., *IEDM*, 2002



The Problem with Variability

Device-to-device

- Dopant density fluctuations
- Line-edge roughness
- Gate oxide variations
- SOI thickness variations

Across chip

- ACLV
- Process temperature
- Line-edge roughness
- Etch/Deposition rate



Variations in:

- Intrinsic device parameters
- Extrinsic parasitic resistances/capacitances





T. C. Chen, ISSCC 2006

T.N. Theis,

03/22/2007

© 2007 IBM Corporation

_	A REAL PROPERTY OF	The second second second second	
	NOV , MARK MARK		Station) first minutes and
		0000	
			AND A DATE OF A
			the state of the second
			the same party water and the same party law party



The Impact of Variability on Power and Performance

- Power consumption dominated by a small fraction of transistors with low threshold
- Performance determined by the majority at nominal channel length and Vt



Performance (frequency)

From J. Cai et al., (IBM).

30% performance hit or 100% power increase caused by variability

11

T. C. Chen, ISSCC 2006

-	Concession of Street,
	and the second second

IBM Research 🔶

Restricted Design Rules (RDR)

- Narrow features placed on uniform and coarse grid (by macro)
- Single orientation of narrow features (by macro)
- Limit number of pitches and linewidths







T. C. Chen, ISSCC 2006

-			-		-
				-	-
	_	-	-		

Improved Resist Performance Required for the 32 nm Node





Post-etch Line Edge Roughness on Silicon Oxide Surface after Resist Strip



13

Multilayer stack sidewall roughness from 248nm photoresist transferred into underlayers, measured using AFM

T. C. Chen, ISSCC 2006

T.N. Theis,

03/22/2007

The origin of LER in Chemically Amplified Resists has been carefully studied, and new resists are under development.

IBM Research

T.N. Theis,

03/22/2007





Microprocessor Transistor Count

Lithography continues to deliver density scaling.



-				
	-			
			-	-
		-	-	
		_	-	

03/22/2007

Still, we are approaching some limits.



Microprocessor Clock Speed Trends Cooling costs are limiting clock speeds.

IBM Research



-	-	-	-		-
	-			- 1	-
-	-		_		
-	-		-		

The Problem with Passive Power Dissipation: The Inability to Scale Atoms



- Direct tunneling through the gate insulator will be the dominant cause of static power dissipation.
- Single atom defects can cause local leakage currents 10 100x higher than the average current, impacting reliability and generating unwanted variation between devices.



T.N. Theis,

03/22/2007

The Work-Around: High-k Insulator / Metal Gate Stack



	Contraction of Contract, And Contract, State
=	

Innovation Scaling

Improving Performance

- No longer possible by scaling alone
 - New Device Structures
 - New Device Design point



Pu

Np

Cm

Am

Bk

Relative Gain in Performance

Cf

Es

Fm

Md

NO [259]

100

80

60

40

20

0.18um

0.13um

Technology Generation

90nm

65nm

**actinoids

Th

Ac

Pa

U



In general, growing power dissipation and increasing process variability will be addressed by introduction of new materials and device structures, and by design innovations in circuits and system architecture.



			-	
	-	-		
		-	-	
-	-		-	-

Post-Silicon CMOS: The Quest for the Ultimate FET



Self-Aligned Carbon Nanotube FET: Extension Contacts Based on Charge-Transfer Chemical Doping

Vertical Transistor Based on Semiconductor Nanowires

-	-	-
	-	
	-	
		-

Individual Vertical Surround Gate Si Nanowire FET



- Undoped 60 nm SiNWs on n-Si
- AI bottom contact Ni top contact
- 20 nm PECVD SiO₂ dielectric
- Al gate

T.N. Theis,

03/22/2007



- Accumulation (p-type)
- Weak inversion
- Large currents (20µA @ V_{sd}=3V)
- No gate leakage (< 1pA @ V_g= 4V)

- Swing ~250 mV/decade
- On/Off ratio ~ 10⁴

-			-		-
				-	-
	_	-	-		

Intrinsic Performance of Carbon Nanotube FETs





Intrinsic Switching Speed of CNFETs

Cut-off Frequency

 $f_T = \frac{g_m}{2\pi C_g}$ C_g : gate capacitance

	Lin et al. (IBM)	Javey et al. (Stanford)	Seidel et al. (Infineon)
Diameter	~ 1.8 nm	~ 1.7 nm	~ 1.1 nm
Gate Dielectric	10-nm SiO ₂	8-nm HfO ₂	12-nm SiO ₂
Maximum g _m	12.5 μS	27 μS	3.5 μS
C _g /L	38 pF/m	120 pF/m	32 pF/m
f _T @ L _g = 65 nm	800 GHz	550 GHz	260 GHz

Yu-Ming Lin et al. (IBM), EDL 2005



Carbon Nanotube FET:

Potential for greatly improved turn-on characteristics (low-voltage operation)





Dual-Gate CNTFET

J. Appenzeller, Y.-M. Lin, J. Knoch, and Ph. Avouris, Phys. Rev. Lett. **93**, 196805 (2004)

		-	-
-			

FETs approach the "kT" limit



R. Keyes, **IBM Research Emeritus**

		- 15			-
1000	-			- 1	-
				_	
-		-	1.0	-	
	_				-
	-	-	_		_

Can we operate FETs near or below the "kT" limit?

Two paths

1. Conventional Logic:

Reduce ½CV² toward the "kT" limit, accept the reduction in switching speed, and use redundancy and error correction to keep the error rate in bounds. (Refrigeration is allowed, but this makes economic sense only if *total* power dissipation is *reduced*.)

2. Reversible Logic:

Maintain $\frac{1}{2}$ CV² well above kT, implement adiabatic switching, energy-conserving reversible logic circuits, and energy-recovering (i.e. resonant circuit) power supply to reduce energy losses per switching event to ~ kT or below.



Adiabatic Charging

How much energy must be dissipated to charge a capacitor?

Abrupt method



$$E = \frac{1}{2} CV^2$$

Quasi-static Charging



$$E = \frac{1}{2} CV^2 \left(\frac{2RC}{T}\right)$$

(T >> RC)



Adiabatic Switching

To take advantage of quasi-static charging in logic, there are 2 steps:



the second se	-	-		 -
		_		
Sec. 1			1.0	
_		_	-	-

Applications of Adiabatic Charging

- Drive specific capacitances which cause large dissipation.
 - Power supplies
 - Energy conserving data bus drivers
- Broadly implement reversible logic.
 - Retractile cascade, reversible pipelines (easy)
 - High-efficiency regenerative power supply (difficult)



Reversible Logic: Implementation with FETs

- It is conceptually possible to build general purpose reversible computers with energy dissipation per operation going asymptotically to zero as frequency goes to zero.
- <u>But</u>, frequency must be reduced by about 1/1000 to achieve benefits with respect to conventional approaches to CMOS logic.



Dissipation of 4 bit ripple counter (D. J. Frank, 1995)



Adiabatic Computing

Energy dissipation depends on the physics of the device!





DJ Frank, MIT Workshop on Reversible Computation, February 14, 2005

T.N. Theis,

03/22/2007

-	-	-	-	1	-
	P			- 11	
		-		-	
-			-		
					1

Will there be a successor to the FET?

- Many have written about this subject.
- An article by George Bourianoff ("The Future of Nanocomputing", IEEE Computer <u>36</u>, pp. 44–53) sparked discussions within the SRC regarding the objectives of a new research program – the Nanoelectronics Research Initiative (NRI) – which would stimulate the exploration of devices "beyond the FET".

 \rightarrow computational state vectors other than electronic charge



Beyond Charged-Based Logic?



Photons and Plasmons



Nanomechanics



DNA Chemistry





Nanoelectronics Research Initiative (NRI)

- AMD, Freescale, Micron, TI, IBM, Intel
 → Joint Industry funding of University Research
- Promoting both
 - Invention / Discovery (distributed research, "let many flowers bloom")
 - Proof of Concept (focused university consortia with outstanding facilities)
- "Extend the historical cost/function reduction, along with increased performance and density ... orders of magnitude beyond the limits of CMOS"
 - Computational State Vectors other than Electronic Charge
 - Non-equilibrium Systems
 - Novel Energy Transfer Mechanisms
 - Nanoscale Thermal Management
 - Directed Self-assembly of such structures

-			-		-
	-	-			-
_				10.00	

A device that switches much faster than the ultimate transistor must dissipate much less power per switching event than the ultimate transistor.



Fast, near-adiabatic switching



Energy-conserving (reversible) logic



Precise control of dynamical phase over many logical operations



Fine-grained error correction

A device that can be integrated much more densely that the ultimate transistor will be much smaller than the ultimate transistor

> "Classical" logical states approximated by small ensembles of quantum states

Quantum decoherence contributes to error rate



Fine-grained error correction

| IBM Research

	-			-
	-	7 2		
	1.00			
-	-		121	-

Spin angular momentum transfer and spin-torque:

- J. C. Slonczewski, J. Magn. Magn. Mater. 159, L1 (1996); ibid, 195, L261 (1999).
- J. Z. Sun, J. Magn. Magn. Mater. 202, 157 (1999); Phys. Rev. B62, 570 (2000), Nature 425, 359 (2003).





Unknowns

The device

(So far, nothing smaller or faster than an FET can reliably gate another device.)

Energy cost of the control system.

- Analogous to a clock in a conventional circuit?
- Stringent timing requirements and limits on energy dissipation?
- Energy cost of error correction



Conclusions

- Silicon CMOS logic will be extended at least another 10 years.
 - New materials and transistor structures
 - Cooperative circuit and device technology co-design
- BUT ... we appear to be entering an era in which fundamental physics and truly adventurous electrical engineering will again play a central role in the evolution of information technology.
 - New materials, devices, and circuit architectures ...
 - ... pushing the physical limits of precision and metrology!

-	-	- 15	-	-	-
				-1	
			1.5		
_	-	_	-		_

Thanks to colleagues ...

Paul Solomon

David J. Frank

Charles Bennett

for many discussions, both recent and long past ...