CMOS TO BEYOND CMOS:

From Complex Structures to Complex Material Systems

Prof. Aaron Thean, Ph.D.

Director, E6 Nanofabrication Center, HiFES Research Program National University of Singapore





Technology Implications of Moore's Law



- Accelerated Density Scaling Pressure Push for more Complex Device Structures
- **Power non-scalability** Motivates search for Low-Energy Switch (Beyond CMOS?)

Outline

Complex Structures

Complex Material Systems: Beyond Silicon

• Emerging Material Systems: Beyond CMOS

• Messages

Complex Structures

Low-Dimensional Structures – Interesting Solid-State Physics





(b) Quantum Hall effect





Coulomb Blockage in Quantum Dots



Low-Dimensional Structures – Meet Transistor Technology

After: J.P. Colinge, "Multigate transistors: Pushing Moore's law to the limit "SISPAD Page(s): 313 - 316



- Electrostatic control of channel improves as L/λ ratio increases
- λ decreases with decreasing t_{si}
- λ decreases with increasing gate wrap
- λ decreases with reducing ϵ (channel) or increasing ϵ (gate ox)

The Role of the Low-Energy Transistor



- Circuit performance loss & variability limits V_{dd} scaling
- Process & Transistor capability play critical roles

Enhancing Drive of the Circuits – Tall Fins

Y-Scaling: Cell Height Scaling – "Fin De-population with Taller Fins"



- Reduce the number of fins per transistor
- Need to make the drive (effective width) loss with taller devices
- Commensurate fin pitch scaling an offset the burden of Y scaling as well

Fins Tomorrow (for 2020)



Fins Today



22 nm 1st Generation Tri-gate Transistor

Intel Processes

Structural by Scatterometry - Optical Critical Dimension (OCD)



Advanced in-line optical metrology of sub-10nm structures for gate all around devices (GAA) Muthinti, Raja; et. al. Proceedings of SPIE Volume: 9778 Article Number: 977810 Published:
2016

• Method to characterize large number of repetitive sub-optical dimension structures

Self-Aligned Spacer Patterns Monitor by Scatterometry



Self-Aligned Quadruple Patterning (SAQP)

Fin Pitch walking Issue: $\alpha \neq \beta \neq \gamma$

Using Virtual-Reference OCD to correlate the pitch variation



Reference information from actual CD-SEM measurements collected at the same process step as the OCD measurements

Scatterometry-based metrology for SAQP pitch walking using virtual reference By: Kagalwala, Taher; et. al. (Nova & Globalfoundries, 30th Conference on Metrology, Inspection, and Process Control for Microlithography Location: San Jose, CA Date: FEB 22-25, 2016 Proceedings of SPIE Volume: 9778 Article Number: 97781W Published: 2016

End of FinFET Scaling – The Advent of Nanowires?



• FinFETs offered a Low-Voltage transistor option wrt bulk planar.

• To maintain electrostatics, simple FinFETs will hit limits

End of fin scaling: Nanowires (Target 2022-2024)





•Increase complexity as we transition to the next device architecture

Structural & Material Analyses (Scatterometry+XPS+XRF)

X-Ray Photoelectron Spectroscopy (XPS) & Low Energy X-Ray Fluorescence (LE-XRF),



- Scatterometry: Structure & Ge composition from volume data
- XPS: Accurate material anaysis
- XRF Benefit: "materials of the measured structure are transparent to the fluoresced (emitted) X-rays, so atoms can be easily "counted" with the technique"

Advanced in-line optical metrology of sub-10nm structures for gate all around devices (GAA) By: Muthinti, Raja; et. al. Proceedings of SPIE Volume: 9778 Article Number: 977810 Published: 2016

Transistor-Influenced Approaches to scaling X-Y X-Scaling: Cell Width Scaling – "Contacted Gate Pitch Scaling"



- Need to scale Lg and Contact width to maintain CGP scaling
- Lg scaling limited by transistor electrostatics
- Contact width limited by transistor drive performance

High-Resolution 2-D Carrier Mapping in Scaled Devices





Fig. 1. 3D top-view of the scalpel-SSRM set-up. The diamond probe is utilized as a scalpel to remove material and reach the area of interest while scanning. Current (measured using a current amplifier) flowing between probe and back-contact at each position is a direct measure for the local resistivity and hence for the active dopant concentration.



- Scalpel scanning spreading resistance (5 orders resolution) microscopy (s-SSRM) (sub-2nm resolution)
- To calibrate TCAD models, necessary for the design of highly scaled devices
- Possible as models for fault isolation in failure analysis as well

P. Eyben et. al. "Accurate prediction of device performance in sub-10nm WFIN FinFETs using scalpel SSRM-based calibration of process simulations,", 2016 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 287 – 290, 2016

Vertical GAA-FETs (Beyond 2025)

vNW

vFin





Best Electrostatics Capability but drive limited by NW density Per Foot Print Lesser Electrostatics Capability but can provide more current per foot print

- Vertical GAA Fins may alleviate the drive constraints of vertical nanowires
- Need to trade off between Fin Height (FinH) and pitch Vs. Lgate
- Need to account for wire or Fin current direction & conduction orientation

Rising influence of Material Defects



Random Telegraph Noise + BTI + I/f Random Dopants + BTI + I/f

• Increasing surface-to-volume ratio \rightarrow inc. influence of trap/defect-based variability

Complex Material Systems Beyond Silicon









Defect Engineering



• Unique defect trapping Innovation allows for InGaAs to be integrated in tight geometry in proximity to Si & other materials

Alloy Composition, Nanostructures, & Defects



Electron channeling contrast imaging



Fig. 10. (Color online) Three-dimensional APT reconstructed atom distribution within the 120 nm wide trench (InGaAs/InAlAs/InP stack).

Composition analysis of III-V materials grown in nanostructures: The self-focusing-SIMS approach By: Franquet, Alexis; Douhard, Bastien; Conard, Thierry; et al. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B Volume: 34 Issue: 3 Article Number: 03H127 Published: MAY-JUN 2016 Reprint of: Electron channelling contrast imaging for III-nitride thin film structures By: Naresh-Kumar, G.; Thomson, D.; Nouf-Allehiani, M.; et al. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING Volume: 55 Special Issue: SI Pages: 19-25 Published: NOV 15 2016

Scaled III-V Gate-Around devices



- Record performance for InGaAs GAA devices on 300mm substrates achieved at scaled dimensions
- Reduction of bulk defects & atomic passivation of interface are key factors





V_{DD} Scaling & Super-Steep Slope Devices



- Gate-All-Around Nanowire FET is the limit to MOSFET Subthreshold Swing Scaling
- Need new transistor options

Tunnel-FET (TFET)



Promise of subthreshold swing < 60mV/dec

TFET Swing & leakage Detractors



Low-TAT III-V Homojunction TFET



Heterostructure Tunnel Junctions



Hetero-structure Tunnel Junctions



- Need abrupt low-defectivity junctions & bulk material
- Working on InAs/GaSb on GaAs and Si

6

Position [nm]

2

Λ

Hetero-structure Tunnel Junctions



Defect Energy Level Important: DLTS needed

Defects in Heterogenous InGaAs/GaAsSb Diodes



The Promise & Challenges of TFETs



Sources: ITRS 2011, Nikonov and Young, IEEE JxCDC, 1, 3-11 (2015); Manipatruni, Nikonov and Young, Arxiv cond-mat 1512.05428 (2015) A. Seabaug, Tunnel FETs: The promise and the reality, 2014 ESSDERC/ESSCIRC Workshop

So far, TFETs key advantages for very low voltage – Difficult to drive any load – May need a system/circuit solution – TFET-MOSFET hybrid?



• Building in internal voltage gain ("voltage amplification") in the gate capacitor



- Essentially a Ferroelectric Capacitor in series with metal-gate capacitor
- Internal gate introduced to (a) probe internal Fe-Cap (b) Equipotential interface to mitigate depolarization from transistor channel/SD regions, to achieve uniform field despite FE domain formation? Floating voltage node sensitive to leakage.
- No internal gate: Sensitive to FE-gate-Oxide trap density

Negative Capacitance by Ferroelectrics



- Ferroelectric states determined by field-induced ion displacement
- Negative capacitance state is between stable ferroelectric states
- Needs special material & operation design to stabilize



• Unclear as to the practical trade-off available between minimizing hysteresis while improving SS significantly

Key factors for Logic Ferroelectric gate stack

1. Quality of FE material & Deposition/Integration process? – Crystalline Vs. Polycrystalline



Volume effect: defect dipoles due to vacancies. Domain effect: Defect diffusion to domain walls due to energy minimization. Grain boundary effect: ions, vacancy diffusion to grain boundaries. Genenkoa, at. al. Material Sciences & Engineering: B vol 192, Feb 2015, pp 52-82.

Emerging Material Systems Beyond CMOS



Low-Dimensional Structures – Interesting Solid-State Physics



H_z

Beyond 3-D TFETs: Density of States Engineering



After Eli Yablonovitch 2012, UC Berkeley

- Steepness of swing over wide-Vg range limited by 3-D DOS
- Investigate 2-D TFET options

Heterojunction (HJ) TFETs with New Material Systems



- Important to investigate heterojunction defect limiter to TFET operations
- 3-D heterojunction to 2-D VdW heterojunction transition may offer unique advantages

2-D TFETS with 2-D MX₂ (TMD) heterostructures ?



 \Box Evaluating the impact of the gate on the drive current I_d in MoS₂|HfS₂

- How will the charge transfer impact on the I-V curves? V_{G}



Lattice mismatch is no longer an issue vDW stacking

A subthermionic tunnel field–effect transistor with an atomically thin channel

Deblina Sarkar¹, Xuejun Xie¹, Wei Liu¹, Wei Cao¹, Jiahao Kang¹, Yongji Gong², Stephan Kraemer³, Pulickel M. Ajayan² & Kaustav Banerjee¹



UCSB





New devices that requires new computation system



(Beyond scope of this presentation)

Reduce Memory Access Energy by Nonvolatile Logic

SR

MTJ₁

Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology Shuto, Yusuke ; Yamamoto, Shuu'ichirou ; Sugahara, Satoshi Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015 Page(s): 866 - 871



Non-Volatile Power Gating (NVPG) -SRAM V_{DD}

VV

Power

DD

switch

QB

WL

DB

MTJ₂

FinFETs with MTJs (NV elements)

PS-FinFET

- (1) copy the states Q & QB when V_{SR} is activated
- (2) Restores Q & QB when SRAM wakes
- Energy & time to retain the states by writing to NV memory is a large overhead that increase BET
- Making it only useful for Normally-Off Applications (i.e. long-sleep or long-idle systems)
- Unless we can build in NV elements very local to logic to reduce memory access energy

Spin-torque Majority Gate – More efficient NV Gate



Messages

Complex Structures → Towards vertical and "atomically-thin" structures
→ more surface/interface than volume

 \rightarrow Structural & Material Correlated analysis needed

- Complex Material Systems & The rising impact of defects
 - → Their detection, characterization, & quantification become significant
 - \rightarrow Added complexity of nanostructure

• New Materials Integration \rightarrow Beyond Silicon & exotic Beyond CMOS Materials

E.g. Ferroelectrics, Magnetics may make their way into CMOS

→ Need multiple characterization methods integrated to support heterogeneous process integration

Metrology and Advanced Characterization critical
→ Can't steer if you can't see!

