

# Techno-Economic Pressures and the case for Innovation

Suresh Venkatesan Senior Vice President, Technology Development





### • <u>Semiconductor Market Trends</u>

- Eco-system Challenges
- Technology Innovations
- Implications to Characterization and Metrology



### Mega Trends That Will Drive the Economy, Technology and Semiconductors

Coverage and insatiable bandwidth needs will drive Next-Gen Wireless

Mobile computing will continue to converge functions and drive compute power

Internet of Things will drive mobile processing at low power with ubiquitous RF



Networks and Storage focus on hardware and more on Applications-Centric Infrastructure

Platform Owners rapidly growing semi skills – changing customer relationship model

Increasing **Security** concerns at all levels: government, enterprise and personal


### Mobility Drives the Wave of Computing Evolution

 $\rightarrow$  Are we now at another inflection point?



### **Market Segments Characteristics**

- High performance multi-core multi-processor
- Thermal Limited in Performance
- High speed on and off chip interfaces
- Large embedded memories



\* Embedded Non-Volatile Memory Required

### Internet of Things (IoT) is More Than Just Hype


#### **Compelling Market Drivers**

- Energy efficiency
- Manufacturing competitiveness
- Vehicle traffic management
- Climate change
- Health care costs
- Global Security

- Buildings
- Manufacturing
  - lines
- Vehicles
- Forests,
- oceans, farms
- Vital signs
- Activity


Need to monitor 10's of billions of systems to facilitate realtime decision making and system optimization

### Layers of Opportunities in IoT



Breakthrough innovation is required at the edge

### IoT: Extremely challenging design requirements



#### **Design Constraints**

- 1. Signal Chain
- 2. Cost
- 3. Size
- 4. Power Consumption
- $\rightarrow$  as complicated as a cell phone
- $\rightarrow$  < 1/100<sup>th</sup> of a cell phone
- $\rightarrow$  < 1/1000<sup>th</sup> of a cell phone
- $\rightarrow$  < 1/1000<sup>th</sup> of a cell phone


### **Opportunities for Innovation Abound!**

#### Sensors


Platform Technology Integration with Si Packaging

RF
RF Power
Power
Consumption
Bandwidth
Integration


### eNVM Power Scaling Reliability Integration




Packaging Cost Effectiveness Flexibility Alternative scaling opportunities (2.5/3D)



Processor, SRAM and PMU











### Evolving Industry Landscape

PC to mobility transition	<ul> <li>Foundry, Qualcomm and ARM winners in mobility</li> <li>Mobility: Low-end driving growth; high-end driving profits         <ul> <li>2017: 1.8bn mobile devices (smartphone and tablet)</li> </ul> </li> <li>PCs (x86 base): Declining (~300mm units in 2013)</li> </ul>
Customer consolidation	<ul> <li>5 companies drive &gt;60% of total industry wafer demand</li> <li>System companies designing directly to fabs/foundry</li> </ul>
Supplier consolidation	<ul> <li>Over \$20B of M&amp;A during the past three years</li> </ul>
Industry cyclicality	<ul> <li>Semiconductor industry remains cyclical (4-yr forecast CAGR of ~6%)</li> <li>Mobility CAGR ~10%, foundry CAGR 6-8%</li> </ul>
Technology scaling	<ul> <li>Capex and development costs increasing</li> <li>Only a few 14nm fabs in the world with \$3-5bn revenue / year each</li> <li>28nm and 14/10nm likely to be long-lived nodes</li> </ul>


#### Accelerated Leading-Edge Adoption Profile: Drives Greater Cost and Complexity



# Process innovations required for each successive technology is exploding exponentially



## Two ways of looking at Moore's Law




Minimum feature size

No Exponential is Forever: But "Forever" Can Be Delayed!

The era in which shrinking features automatically ensured cheaper transistors is over!


The economic foundation on which the semiconductor industry has functioned for 4 decades – a steady decline in prices – is not very solid.

# Capex Challenge: Semiconductor Scaling May be Approaching an End at 7nm



- At 20nm and below:
  - Lower cost reduction per transistor
  - Performance / Power improvements
- Only customers requiring density, Performance or Lower power consumption will migrate
  - 28nm likely a "long node"
  - Next long-lived node may be 14/10nm, lengthening investment capture period
- Cost of building leadingedge fab now >\$10bn


# Equipment is a greater proportion of overall Fab Costs



#### Rising technology complexity is driving significant increase in equipment costs



### ROI Delayed due to increased investment and slower time-to-volume (TTV)



## 2015 and Beyond: The Industry Transformation Continues

- The economics of innovation are changing our industry
  - Smart mobile devices redefining personal computing
  - High volume, low cost and globally pervasive
- Advanced technology innovation will provide the path forward
  - Lithography and material inflection points

Packaging comes to the forefront

Collaborative innovation is becoming the norm

- A shared model for R&D and manufacturing
- Collaboration from product definition to production



### The "Big Five" Opportunities / Challenges

Device Architectures/ Materials	Litho/EUV	Packaging	<b>450mm</b>
<ul> <li>FDSOI</li> <li>FinFETs</li> <li>NanoWires</li> <li>III-V</li> </ul>	<ul> <li>Cost</li> <li>Multi-pattern immersion</li> <li>EUV Source power</li> <li>Tool availability</li> </ul>	<ul> <li>'Normal economics' are dead</li> <li>Value proposition shifting toward PPC</li> <li>Alternative scaling opportunities (2.5/3D)</li> </ul>	<ul> <li>Pilot lines and HVM timing driven by 193i and EUV lithography</li> <li>G450</li> </ul>
Gate 25 nm ← Fin			


#### COST and Time to Everything


# Device Architecture is Poised for Tectonic Shifts

Over one decade IC technology will likely experience major shifts in: **Architecture ...** 



### SoC Memory Usage growing...






GLOBALFOUNDRIES

### STT-MRAM

- BEOL based memory utilizing magnetic orientation to store bits
- 1 FET 1 MTJ architecture @ 20-40F<sup>2</sup>
- Low voltage (~1V) operation no HV need
- Broad range of applications from retention, endurance, speed and low power characteristics
  - NVM
  - Non Volatile Cache
- Two MTJ types:
  - In-plane: more mature; not seen as scalable beyond 28nm
  - Perpendicular: in-development; similar materials, lower current, faster, smaller MTJ area, scalable



GLOBALFOUNDRIES

## EUV lithography

• Semiconductor lithography has always been practiced at wavelengths where there are intense, narrow-band sources of light.




## Changes from immersion to EUV lithography

Fundamental changes					
Factor	Immersion lithography	EUV lithography			
Light source	ArF excimer laser Laser-produced plas				
Mask	Transmission Reflection				
Pellicle	Fluoropolymer	None			
OPC	Mature algorithms	New 3D effects			
Exposure tool	In air	Vacuum			
Changes due to scaling					
Factor	Major concerns				
Resists	Resolution, line-edge roughness (LER), and sensitivity				
Metrology	CD < 20 nm, overlay < 4 nm				
Device	Contact resistance, transistor				

It has been demonstrated that integrated devices can be fabricated and yielded using EUV

GLOBALFOUNDRIES' Can we make money using EUV lithography?

### EUV: CoO is a strong function of source power




GLOBALFOUNDRIES



## EUV light source and masks

## New capabilities will be needed for mask defect inspection.




12 February 2014

### Metrology challenges for MRAM: MTJ stack (blanket film)

Mean Probe Pitch: [3.0 µm: 59.0 µm]

M12PP 005 (WIDE)



#### **Current in-plane Tunneling (CIPT)**


- In order to measure tunneling magnetoresistance (TMR) signal and resistance areal (RA) product (from MgO tunnel barrier).
  - Expensive metrology: Probe cost~1500 USD for 100 touch down!
- Not considered in-line monitoring tool.

Challenges on MRAM magnetic wafers measurements <u>VSM</u> is offline monitoring \_low sensitivity

- Samples need to be diced to small pieces (4mm x 4mm size).
- This is not in-line monitoring tool.


Mean Probe Pitch: [1.5 um: 18.5 um]

M12PP 007 STANDARD



### **Pervasiveness of Metrology**

- State of the art chip manufacturing technology nodes are approaching 2000 steps
- Metrology and inspection steps consume a large share of these steps
  - ~50% of all steps and generally growing
- ~25% to 33% of all the tools in the fab are metrology/defects toolsets
- Significant fab floor space is needed for just metrology/inspection
- CDSEM/film thickness toolsets are typically the most numerous tools in all fabs



Metrology has a significant impact on the Semiconductor Ecosystem Challenges

### **Trends in IC Impacting Metrology**

- 1. Shrink puts pressure on Measurement Uncertainty (see ITRS Roadmap)
- <u>Atomic level</u> accuracy, matching and precision challenge
- 2. Complex integration, new materials (undercuts, multi-layer SiGe): 3D & Patterning
- 3. Advanced Patterning aspects due to lack of EUV
- 4. How to leverage the best value from Metrology
   Are we measuring just for the sake of measuring > need to create value, MTTD
- 5. Sources of Variation & process control
- Variability (lot, wfr, die)
- Need in-die metrology?

lech Iode	65nm	45nm	32nm	22nm	14nm	10nm	7nm
	CDSEM	CDSEM	CDSEM	CDSEM	CDSEM	CDSEM	CDSEM
	Optical Overlay	Optical Overlay	Optical Overlay	Optical Overlay	Optical Overlay	Optical Overlay	Optical Overlay
	Film Thickness – SE and R	Film Thickness – SE and R					
		OCD – SE and R					
		AFM	AFM	AFM	AFM	AFM	AFM
			MBIR	MBIR	MBIR	MBIR	MBIR
			XPS	XPS	XPS	XPS	XPS
			LEXES	LEXES	LEXES	LEXES	LEXES
				XRR	XRR	XRR	XRR
				XRF	XRF	XRF	XRF
				HRXRD	HRXRD	HRXRD	HRXRD
					Hybrid	Hybrid	Hybrid
							Speculation?


### **3D Metrology – Technology overview**

					1000 1000 1000 1000 100000 1000 1000 1000 1000 100
Attributes:	OCD	CD-SEM	AFM	TEM/XSEM	X-Ray
What to measure	CD, profile, other	CD, roughness	CD, profile	CD, profile, other	Ultrathin films, composition
Where to measure	Periodic grating	Any	Any	Any	Mostly Unpatterned
Time to solution	Days to weeks	Minutes	Minutes	Hours to days	Minutes
Destructive	Negligible	Minor (resist)	Mostly none	Yes	Mostly none
Time to measure	Seconds	Seconds	Minutes to hours	Days	Minutes to hours
Summary: strengths	Fast measure Most profile info High Precision	Quick setup and fast measure Anywhere	Most profile info High accuracy	Full profile info High accuracy	<ul> <li>Ultra-thin films and composition</li> <li>Synergistic to</li> <li>OCD</li> </ul>
Assumptions and limitations	Model assumptions Accuracy & precision trade-off Requires grating	Constant and uniform profile Limited profile info Affected by profile	Tip wear and characterization Needs Large space Low throughput	Process- dependent resolution Limited statistics Expensive & destructive	- Complete correlation volume / composition (needs hybrid)
Typical Fab usage	"workhorse" for CD and profile	"workhorse" for CD	Reference, partial in-line	Absolute reference	Composition

Difficult for a single metrology technique to measure all critical parameters sufficiently on 3D -> *Hybrid Metrology* emerging to fill-in gaps where individual techniques are lagging



### In Summary, Eco-system challenges abound, but ...



.... Innovation and Engineering have always triumphed

# And will drive economical scaling for several more nodes !!

Thank you