

Advanced Metrology for Understanding Charge Transport Phenomena in Charge Trap Flash Memory

2013. 3. 26

Gyeong-Su Park, Ph.D.


Samsung Master/AS Group Leader
Samsung Advanced Institute of Technology

Outline

- ◆ **Si technology trend & issues for semiconductor analysis**
- ◆ **Nanometrology for understanding charge transport phenomena of CTF memory**
 - **Analysis of charge trap distribution & charge injection**
 - **Measurements of band structure & defect states**
 - **Analysis of charge loss**
- ◆ **New metrology for the study of charge transport phenomena**
 - ***In-situ* probing inside TEM**
- ◆ **Conclusion**


System performance forecast in 2020

Performances increase 50 to 64 times



※ Peak data rate

Key issues for semiconductor analysis




Key Issues	Present → 2020	Analytical Evolution
① Critical Dimension	32 → 14nm (2D → 3D)	In Line Resolution ↑, 3D
② Equivalent Oxide Thickness (EOT)	12.6 → 5.3 Å	High Resolution, Bonding Structure, 3D
③ Junction Profile (# of Dopants)	$6 \times 10^5 \rightarrow 6 \times 10^4$	3D, Sensitivity, Spatial Resolution
④ Strain	~1% → ~?	Nondestructive, Spatial Resolution
⑤ Contamination (Defect size)	23 → 5nm	Spatial Resolution, Sensitivity

Key issues for semiconductor analysis

⑥


DRAM




High-k & Simple structure

⑦


Flash



30nm



⑧



ReRAM


Key Issues	Present → 2020	Analytical Evolution
⑥ DRAM - Capacitor (Aspect ratio)	25 → ≥ 80	In Line Structure Monitoring, Composition of Dielectric Material
⑦ Flash - Cell structure (# of stack)	Single → ≥ 128	Nondestructive, In line Structure Monitoring, Grain Structure
⑧ Mechanism for new materials & devices	N/A → ReRAM, PRAM STT-MRAM etc.	<i>In situ</i> observation

Key Issues	Challenges
① Critical Dimension	In line SEM with BSE, Electron tomography(3D)
② Equivalent Oxide Thickness (EOT)	High Resolution EELS, Atomic scale 3D imaging
③ Junction Profile (# of Dopants)	SPM-based dopant profile, Atom probe tomography
④ Strain	Off line : NBD, In line : TERS
⑤ Contamination (Defect size)	EDS with microcalorimeter
⑥ DRAM - Capacitor (Aspect ratio)	In line 3D analysis of morphology (SEM/Optical method?)
⑦ Flash - Cell structure (# of stack)	In line 3D, EBSD
⑧ Mechanism for new materials & devices	in situ SPM/TEM, Low voltage, high resolution TEM/STEM

* **BSE** : Backscattered secondary electron, **NBD**: Nano beam diffraction , **TERS**: Tip-enhanced Raman spectroscopy, **EBSD**: Electron backscatter diffraction

Outline



- ◆ Si technology trend & issues for semiconductor analysis
- ◆ Nanometrology for understanding charge transport phenomena of CTF memory
 - Analysis of charge trap distribution & charge injection
 - Measurements of band structure & defect states
 - Analysis of charge loss
- ◆ New metrology for the study of charge transport phenomena
 - *In-situ* probing inside TEM
- ◆ Conclusion



What is a CTF memory?


- **Advantages of CTF memory:** better scaling capability, higher logic compatibility, and lower programming voltage
- **TANOS device has difficulties in controlling the trap density & trap distribution**
→ Si-NC based CTF structure

Samsung 32GB CTF





● TANOS (TaN-Al₂O₃-Nitride-Oxide-Silicon)


□ Program



□ Erase



TaN/Al₂O₃/SiN_x/SiO₂/Si sub



TaN/Al₂O₃/SiNC in SiN_x/SiO₂/Si sub

Key issues for Si-NC distribution


- **Single layer of Si-NCs embedded in SiN_x has problems**

- increase of C/L & degradation of ERS property



- double layer of Si-NCs is available to obtain high density of charge trapping and good charge retention

[Single layer of Si-NC]


No cycle HTS ~ 0.6V



No cycle HTS ~ 0.1V






“increase of C/L”



“degradation of ERS property”

[Double layer of Si-NC]

No cycle HTS ~ 0.2V





cross-sectional TEM image


① Analysis of charge trap distribution

- **HR-TEM image of Si-NCs in SiN_x** → obtainable only when Si-NCs are crystalline and tilted to a strong Bragg condition
- **To see Si-NCs in SiO_x or SiN_x, energy-filtered image at 17 eV (plasmon loss for Si) is very useful**

【 Plasmon loss energy-filtered image】






HR-TEM image (Si NC/SiO_x):
only a strong Bragg condition




Plasmon energy-filtered image (Si NC/SiO_x)

① Analysis of charge trap distribution

- **Plasmon tomography can measure the morphology & 3D distribution of Si-NCs**
 - Si-NC number density: layer A is higher than layer B
 - additional Si-NC layer C was formed
 - size of Si-NCs is about 3~5 nm, but the Si-NCs in layer C exhibit irregular shape



Shape of Si-NCs (3~5 nm)
1NC : 3~5 e-trap




Dilemma between P/E speed & charge loss

■ Imperfect P/E speed

➤ Slow carrier recombination velocity:


- increase of electron & hole trap in the SiN_x/SiO₂ interface by the defective structure
- thick T_{ox} (SiO₂) layer → use of SiON layer for the increase of hole tunneling



■ Charge loss through tunnel oxide (T_{ox}) in the same E-field


➤ Lower tunnel barrier:

- barrier height change due to the compositional changes in the SiN_x layer
- thin T_{ox} (SiO₂) layer




② Analysis of interface trap & charge injection

- **In-situ electron holography enables to confirm the charge trap in Si/SiNx interface & charge injection from Si-NCs**
 - black contrast at three regions (c): trap in the double Si-NC layers and the Si/SiNx (SiO₂) interface
 - electron injection starts from ~ 22 V
 - FN tunneling across the tunneling oxide layer




Outline

- ◆ Si technology trend & issues for semiconductor analysis
- ◆ Nanometrology for understanding charge transport phenomena of CTF memory
 - Analysis of charge trap distribution & charge injection
 - Measurements of band structure & defect states
 - Analysis of charge loss
- ◆ New metrology for the study of charge transport phenomena
 - *In-situ* probing inside TEM
- ◆ Conclusion



③ Measurements of band structure & defect states

- Band-gap engineering of α -Si₃N₄ and SiO₂ films: measurements of band-gap, band offset, and defect state are necessary
 - bandgap: REELS, valence band offset: XPS/UPS, defect states: TSEE & DLTS




■ Monochromated STEM-EELS

- Energy resolution of monochromated EELS (Titan + Monochromator + Tridiem 865 ER): 0.15 eV


■ Comparison AES-EELS and STEM-EELS

- **AES-REELS** → larger scan area & higher energy resolution than STEM-EELS, surface charging effect (weak point)

STEM-EELS → difficulty in reading the onset depending on the sample thickness, and Cerenkov loss effect for insulator



STEM-EELS at various thickness:
300 keV for a SiO₂ thin film



AES-REELS: 1 keV for a SiO₂ thin film


④ Measurements of bandgap: SiN_x layer

▪ Bandgap of *a*-SiN_x layers depending on the compositions


- as the nitrogen content increases, the bandgap energy of SiN_x layer also increases
- small difference in the bandgap values between two metrology methods

	N	Si	N/Si
SiN _x 1	59.1	40.9	1.46 ± 0.07
SiN _x 2	54.5	45.5	1.20 ± 0.06
SiN _x 3	47.9	52.1	0.92 ± 0.05

Compositions of SiN_x estimated by RBS




AES-REELS



STEM-EELS




Outline

- ◆ Si technology trend & issues for semiconductor analysis
- ◆ Nanometrology for understanding charge transport phenomena of CTF memory
 - Analysis of charge trap distribution & charge injection
 - Measurements of band structure & defect states
 - Analysis of charge loss
- ◆ New metrology for the study of charge transport phenomena
 - *In-situ* probing inside TEM
- ◆ Conclusion




Retention/endurance: back tunneling & charge loss

- **Lower barrier height between CTL and Box layer**
 - interface diffusion (Al, Si), Al_2O_3 structure (Eg)




- **Trap in Box layer**
 - density of dangling bond
 - trap energy level



CTL: Chrage Trap Layer

▪ STEM-EELS in the the SiNx/AIO(ALD) interface




- oxidation of SiNx generates silicon oxynitride (SiON) layer in the interface
- SiON layer induces back tunneling by the conduction band offset of Box (AIO) layer
- clean interface (SiNx/AIO) structure is required to reduce the retention & endurance problems



⑤ Analysis of charge loss: AlO layer

■ Crystal structure of thin Al₂O₃ (Box) layer


- wide-bandgap alumina (AlO) is desirable as the Box: α -Al₂O₃ \rightarrow 8.8 eV , γ -Al₂O₃ \rightarrow 6.6~7.0 eV
- NED/EELS results: γ -Al₂O₃ phase



⑤ Analysis of charge loss: AlO layer

▪ Eg and defect density of thin Al₂O₃ (Box) layer

- Eg of γ -Al₂O₃: 7.0 eV
- Dangling bond density of γ -Al₂O₃ measured at 15 K \rightarrow as-depo:1200 °C = 100:72.8 (27.2% ↓)




Outline

- ◆ **Si technology trend & issues for semiconductor analysis**
- ◆ **Nanometrology for understanding charge transport phenomena of CTF memory**
 - Analysis of charge trap distribution & charge injection
 - Measurements of band structure & defect states
 - Analysis of charge loss
- ◆ **New metrology for the study of charge transport phenomena**
 - *In-situ* probing inside TEM
- ◆ **Conclusion**

■ SAIT TEM/TEM (Titan 300 kV, FEI)


- monochromated EELS: 0.15 eV, Cs-corrected STEM image: 0.8 Å
- Piezo motor : fine displacement of probe → 0.2 nm
- Bias modulation (<140 V)
- High power, tunable laser irradiation (~150 mW, λ : 400~800 nm)



In-situ probing inside TEM: core-shell NW (Ex. 1)


▪ Electron transport properties of the core-shell (SRO/SiO₂) nanowire

- before Si nanodot formation: broad bump in current → electron accumulation in the NW
- after Si nanodot formation (e-beam irradiation at 25 A/cm² for 5 min) : staircase-like behavior → Coulomb blockade effects




Original SRO/SiO₂ nanowire (A)

SRO/SiO₂ nanowire after Si Nanodot formation (B)




- *In situ* / atomic scale analysis is essential to understand switching mechanism of new devices

ReRAM



- Understanding of **oxygen vacancy path** of $\text{Ta}_2\text{O}_{5-x}$ in real time, different from existing memory mechanism


PRAM



- Finding of **the phase change mechanism** between amorphous and crystalline GST

Graphene


⋮



- Need for understanding of **surface oxidation-reduction mechanism** in atomic level

- **Direct measurements of *I-V* scan on nanofilaments**

- HRTEM, SAED pattern, and FFT diffractogram confirm the Magneli structure of a grain
- Conductivity ratio ($\text{Ti}_4\text{O}_7/\text{TiO}_2$) : $\sim 1,000$
- Resistive switching mechanism in TiO_2 thin film can be directly confirmed



Outline

- ◆ **Si technology trend & issues for semiconductor analysis**
- ◆ **Nanometrology for understanding charge transport phenomena of CTF memory**
 - **Analysis of charge trap distribution & charge injection**
 - **Measurements of band structure & defect states**
 - **Analysis of charge loss**
- ◆ **New metrology for the study of charge transport phenomena**
 - *In-situ* probing inside TEM
- ◆ **Conclusion**

Conclusion

Developments of advanced analytical techniques for unveiling the nature of charge transport phenomena are essential to accomplish high performance nonvolatile CTF memories.

We introduced potential analytical approaches for examining the charge trapping, charge injection, and charge loss phenomena in Si nanocrystal-based CTF memory.

Charge trap distribution and charge injection behaviors in the Si NC-based memory can be analyzed, **with plasmon tomography, aberration-corrected STEM/EELS, and *in situ* electron holography.**

Recently developed **REELS, monochromated STEM-EELS, TSEE, DLTS, and ESR** methods allow the measurements of the bandgap, defect states, and defect density for the Tox layer, CTL, and Box layer with higher accuracy.