



Current and Future Critical Dimension Metrology Perspective for Sub-10nm Process

Mar/23/2017

Mari Nozoe


Business Strategy Planning Division
Electronic Device Systems Business Group

Technology Trend of Advanced Devices


HITACHI
Inspire the Next

Year	2010	2012	2014	2016	2018	2020	2022	2024
Technology Node (nm) HVM	Logic: N28	N22	N14	N10	N7	N5		
	DRAM/NAND: 25/20	20/16	18/14	16/14				
Litho/ Patterning	ArF	SE	DP(SADP, LE ²)	MP(SAQP, LE ³)	EUV	SE	DP(SADP, LE ²)	
Logic Device (MOS)								
Non-volatile Cache memory			>N28	N22	N14	N10		
Main Memory								
Storage-class Memory			N40	N28	N22	N14		
Non-volatile memory			48L	64L	96L	128L	>160L	


FinFET




Multi-Patterning




DRAM




3D-NAND




Nano-wire, GAA



High-Mobility NW




MRAM




Evolution in Structure, Process and Material

HITACHI
Inspire the Next


FinFET




Multi-Patterning



DRAM



3D-NAND



★ CD Metrology
→ EPE Metrology

LER, LWR
PSD analysis

HAR feature
Bottom , profile
measurement

★ Pattern Fidelity
Analysis

Overlay
(in die, layer to layer)

Precision
 $< 0.1\text{nm}$

Massive
Measurement

PSD: Power Spectrum Density

CD Metrology Overview


Metrology method	Pros	Cons
CD-SEM (image-based) (In-line use)	<ul style="list-style-type: none">➤ Measure any complex arbitrary feature➤ Direct measurement from image (no modeling)➤ Automated, stable, precise	<ul style="list-style-type: none">➤ Mid throughput for large area coverage➤ Difficult to measure pattern height
Optical Scatterometry (OCD) (model-based) (in-line use)	<ul style="list-style-type: none">➤ High throughput (for global monitoring)➤ High sensitivity, CD/ 3D profile measurement➤ Automated, stable, precise	<ul style="list-style-type: none">➤ Average measurement only (unavailable for complex pattern)➤ Long time for modeling (recipe setup) (reference needs)
CD-AFM (image-based)	<ul style="list-style-type: none">➤ Measure 3D profile of arbitrary feature	<ul style="list-style-type: none">➤ Measurable pattern is limited➤ Low throughput
X-ray Scatterometry (CD-SAXS) (model-based) (off-line)	<ul style="list-style-type: none">➤ CD/ 2D X-section profile measurement	<ul style="list-style-type: none">➤ Need large test pad➤ Average measurement only (unavailable for complex pattern)➤ Low throughput
Cross section TEM/ STEM (image-based) (off-line)	<ul style="list-style-type: none">➤ Atomic resolution, CD/ 3D profile measurement	<ul style="list-style-type: none">➤ Destructive➤ Low throughput

EPE Metrology & Pattern Fidelity Analysis


Edge Placement Error

$$\sigma_{EPE}^2 = \sigma_{CD}^2 + \sigma_{OVL}^2 + \sigma_{LCDU}^2$$


CD,
Space,
Pitch




global (average)







OVL



LCDU,
Pattern
Fidelity



local




L1 L2 L3 L4

1st litho


1st side wall

2nd side wall




Measurement of Every Pattern in FOV


Extract contour from SEM image





Design matching




Edge Place Analysis



Measurement Value




Size(X,Y)




Push out/
Pull back



Max CD/
Min CD



Protrusion/
Necking



Tip-to-tip/
Side-to-side

Pattern Fidelity Analysis

HITACHI
Inspire the Next

Logic/ SRAM Metal-1 (Target Design)

MA/MB



Lower Layer Pattern

Line-end Pull-back:
Risk for Missing Connection

Patterns after Final Etching (Pattern Contour)


MA/MB




Push-out Case

Line-end Push-out:
Risk for Leak-current

Design data




Evaluation Point
(Align image to design data)



Difference (nm)

Fidelity Quantification Result

(Volume of Line-end Pull-back)




EPE Analysis of Metal 1 Block


HITACHI
Inspire the Next

Especially important for multi-patterning (spacers and block)


P32 spacers on TiN




Block litho on SoC










SoC etch





TiN etch



Low-k etch




L1 L2 L3 L4




2016.Nov, Greg McIntyre
Patterning and Lithography update

Pitch walking measurement require to identify each line and space


P32 spacers on TiN




Block litho on SoC










SoC etch



TiN etch



Low-k etch



Overlay Metrology

Overlay Requirement

In-die device feature, control <1nm, layer-to layer







Photo resist patterning

- Optical overlay measurement
- SEM based Overlay measurement





Etching

- Optical overlay measurement
- SEM based Overlay measurement
2016SPIE[9778-47]




Prove Test+ Root Cause Analysis




High-precision, layer-to-layer overlay

HITACHI
Inspire the Next



With high voltage SEM (HV_SEM),

- 1) Actual device pattern, layer-to-layer overlay is available
- 2) Under layer (um order depth) becomes visible
- 3) SEM_OVL results at ADI show good correlation to OPT_OVL



Optical Overlay Result
(μDBO) at ADI

SPIE 2017, Kazuhisa Hasumi

SEM based overlay measurement between Via patterns
and buried M1 patterns using high voltage SEM

LER / LWR Metrology

PSD analysis: effective tool to reveal patterning process problems




- Various source in roughness, each having different spatial period range, need different index
 - side-wall film thickness (white)
 - resist stochastic (1/f)
 - wiggling in etching (long period)

Precision in CD measurement

$$\sigma_{CD}^2 = \frac{LER_{real}^2 + \sigma_{measurement}^2}{N}$$


LER measurement

$$observed LER^2 = LER_{real}^2 + \sigma_{measurement}^2$$




HAR Pattern Measurement


FinFET




Multi-Patterning



DRAM





3D-NAND



Bottom CD Measurement of HAR pattern

HITACHI
Inspire the Next


■ Low voltage, with energy filtering



SPIE 2017, Daisuke Bizen
High-precision CD measurement
using energy-filtering SEM techniques


■ High voltage, detect BSE signal

High Voltage 15-30kV



In the SE image, the shape of the surface is clearly visible, but the bottom is not visible.


BSE is increased by a high-acceleration electron beam, and the contour of the bottom becomes clearer. (The slope is also visible)




Bottom CD Measurement of HAR pattern

HITACHI
Inspire the Next


Another approach: FIB + SEM/STEM



Slope-cut perpendicular to fin



Slope-cut perpendicular to gate
Gate (SiN)




K Takamasu, Y Iwaki; Satoru Takahashi; Hiroki Kawada; M Ikota; G F Lorusso; N Horiguchi "3D-profile measurement of advanced semiconductor features by reference metrology" SPIE 2016

Bottom CD Measurement of HAR pattern


HITACHI
Inspire the Next

New approach: Oblique FIB + Top-down CD-SEM



Tilted FIB on 3D-NAND hole array




Top-down CD-SEM measurement



Raw results



Reconstructed 3D prof.




- CD-SEM and FIB enable full 3D reconstruction


SPIE 2017, Gian Lorusso
Enabling CD SEM Metrology for 5nm
Technology Node and Beyond

Metrology for Next Generation Device


Nano-wire, GAA



High-Mobility NW





MRAM




CD measurement of Si and III-V lateral nanowires is feasible


Si NW




Post STI recess





Post NW release






III-V NW



BSE image



SE image




Sub-peaks due to the STI cause the edge detection errors.

Consistent CD trend between NWs and Si/SiGe fins.


BSE images enabled robust edge detection.

SPIE 2017, Gian Lorusso
Enabling CD SEM Metrology for 5nm
Technology Node and Beyond

Studying STT-MRAM CD measurement



SPIE 2017, Takeyoshi Ohashi
Variability study with CD-SEM metrology for
STTMRAM




*MTJ : Magnetic Tunnel Junction

STT-MRAM memory cell


Emerging Memory metrology

HITACHI
Inspire the Next

Metrology for size-independent resistance variability qualification




SPIE 2017, Takeyoshi Ohashi
Variability study with CD-SEM metrology
for STTMRAM



Metrology for HVM

Requirement for HVM metrology tool

1nm resolution, <0.1nm precision, >10K point /Hr




Requirement for HVM metrology tool


$$TMU^2 = \sigma_{short-term}^2 + \sigma_{long-term}^2 + \sigma_{matching}^2 + \sigma_{other}^2$$

Stability, matching is required


- Short-term ~ 0.04 nm



- Matching < 0.1 nm







- Long-term ~ 0.06 nm



K. Ueda, et al., SPIE 8681-82 (2013)
(Data of previous model)

Gap & Potentials of Hybrid Tool

Gap from the requirement



Requirement	CD-SEM	OCD	CD-AFM	CD-SAXS	SEM/STEM
Sensitivity (sub-1nm)			Probe effect at lateral direction		

Where to measure

Measure any pattern	In-die, Complex pattern	grating	In-die, Complex pattern	grating	In-die, Complex pattern
---------------------	-------------------------	---------	-------------------------	---------	-------------------------


What to measure

EPE	CD				
	LER/LWR				
	OVL	High Voltage	DBO		
3D	Profile	Top view			
	HAR bottom	High Voltage			


In-line usage

Throughput					
Recipe setup		modeling		modeling	Preparation
Non-destructive					

Potential of Hybrid Tool




- Smart sampling for precise measurement
- Smart recipe for OCD measurement
- Fusion map of height and EPE



- Precise 3D measurement for any complex pattern

Further ideas of Hybrid Tool



▪ Wafer level 3D measurement
(precise, availability for complex pattern)

▪ Other combination ?

- Evolution in structure, process and material brings new requirement to CD-metrology, such as EPE metrology (including pattern fidelity check, overlay, LER/ LWR analysis), HAR pattern measurement (including bottom/underlayer measurement, 3D-profile).
- In-line CD-SEM had changed its HW/ SW to suit every use application.
- Though metrology technologies improve, there are many challenges to reach the requirements.
- Collaboration needed

Acknowledgment

HITACHI
Inspire the Next

We would like to thank Gian Lorusso, Greg McIntyre, Daisuke Bizen, Takeyoshi Ohashi and all the people in imec and Hitachi team to provide the data and discussion.

- **imec HITACHI**

Abbreviation

ADI	After development inspection	LCDU	Local CDU
AFM	Atomic force microscopy	LELE	Litho etch litho etch
BSE	Back scattered electron	LER	Line edge roughness
CD	Critical dimension	LWR	Line width roughness
CDU	Critical dimension uniformity	MB	Multi beam
DBO	Diffraction based overlay	MP	Multi patterning
EB	Electron beam	MRAM	Magnetoresistive random access memory
EBI	Electron beam inspection	OCD	Optical CD measurement
EF	Energy filter	OVL	overlay
EPE	Edge placement error	PFC	Pattern fidelity check
EUV	Extreme ultra violet	PSD	Power spectrum density
FEM	Focus exposure matrix	SAQP	Self aligned quadruple patterning
FET	Field effect transistor	SAXS	Small angle X-ray spectroscopy
FIB	Focused ion beam	SE	Secondary electron
GAA	Gate all around	SEM	Scanning electron microscope
HAR	High aspect ratio	STEM	Scanning transmission electron microscope
HS	Hot spot		
HVM	High volume manufacturing		

Thank you

**Current and Future
Critical Dimension Metrology Perspective
for Sub-10nm Process**

Mar/23/2017
Mari Nozoe
Business Strategy Planning Division
Electronic Device Systems Business Group