

micro and nanoelectronics  
microsystem  
ambiant intelligence  
image chain  
biology and health



2007

# What is 3D IC integration and what metrology is needed?

Patrick Leduc

**leti**

MINATEC



cea



**leti**

MINATEC

2007

**cea**

# Outline

- Challenges of advanced interconnects
- 3D integration for Integrated Circuits (3D ICs)
- Applications for 3D ICs
- 3D IC technologies: Integration approaches and main players
- Metrology needs for 3D integration
  - Alignment accuracy during wafer bonding
  - Bonding interface quality
  - Substrate thinning quality
  - Via realization (patterning, isolation and filling)
- The future of 3D ICs: Hybrid “Nano/CMOS” 3D ICs
- Summary

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



**leti**  
MINATEC  
2007

# Challenges of advanced interconnects

- Today, **More than 50%** of dynamic power consumption is due to interconnects. This rate is projected to increase.

[Nir Magen et al, Proc. of the 2004 international workshop on System level interconnect prediction, France, pp 7-13, 2004]

- **Global Interconnect length** doesn't scale with transistors and local wires. Because of functionality increase, chip size remains relatively constant.

[Havemann et al., IEEE, Vol. 89 (5), May 2001]

- **RC delay is increasing exponentially**. For 65nm node, RC delay in 1mm global wire at minimum pitch is ~100 times higher than NMOSFET intrinsic delay [ITRS07].

[ITRS 2007]

$$P_{\text{dyn}} = \alpha C V^2 f$$

Diagram illustrating the formula for dynamic power consumption:

- $\alpha$ : activity factor
- $V$ : supply voltage
- $C$ : switching capacitance (diffusion + gate + interconnects)
- $f$ : clock frequency

**cea**

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



**leti**

MINATEC

2007

# Challenges of advanced interconnects

**Interconnect performance requirements :**


**Power consumption  
Communication speed  
Signal integrity**

**Materials,  
processes :**

**Line resistance (R)  
Coupling (L, C)**

**Design :**  
**Repeaters  
Partitioning  
Diagonal routing**

**Circuit  
integration / new  
architectures :  
3D integration**



**cea**



leti


MINATEC

2007

cea

# 3D integration for ICs

- **3D integration** consists of stacking Integrated Circuits and connecting them vertically
  - Replacing long horizontal with short vertical interconnects
    - Addressing **RC delay, crosstalk and power consumption**
    - Reducing **form factor**
  - Enabling the integration of heterogeneous devices and technologies (Memory, logic, RF, analog, sensors, ...)
  - **Cost reduction** compared to SoC
  - Enable new **functionalities**
  - Enable higher fault resistance thanks to the high connectivity of 3D IC.



Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




leti

MINATEC  
2007

cea

# 3D integration for ICs

## ▪ Fault resistance



Bob Patti (Tezzaron), Conference on 3D Architectures for Semiconductor Integration and Packaging, 31oct-2nov 2006, SF, CA

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




leti

MINATEC  
2007

cea

# 3D integration for ICs

## ▪ Fault resistance



Bob Patti (Tezzaron), Conference on 3D Architectures for Semiconductor Integration and Packaging, 31oct-2nov 2006, SF, CA

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



**leti**

MINATEC

2007

# 3D integration for ICs

## *“Fusion Era”*

- “We are at the doorstep of the **largest shift in the semiconductor industry ever**, one that will dwarf the PC and even the consumer electronics eras”
- “The core element needed to usher in the new age will be a complex integration of different types of devices such as memory, logic, sensor, processor and software, together with new materials, and advanced die stack technologies, ... **all based on 3D silicon technology**”

**Dr. Chang-Gyu Hwang, president-CEO, Samsung Semiconductor, IEDM conference, Dec. 2006**

**cea**

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




leti

MINATEC

2007

# Applications of 3D integration



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




**leti**

MINATEC

2007

**cea**

# 3D IC technologies



**Substrate: SOI or Bulk Si**

**Bonding technique:**

- Die-to-die, die-to-wafer, wafer-to-wafer
- Before or after substrate thinning
- Face-to-face or face-to-back
- Direct bonding ( $\text{SiO}_2$ ), bonding with glue, metallic bonding (Cu, SnCu alloy)

**Via realization:**

- Via first: pre-process (Front-End), Mid-process (after contact), post-process (after Cu interconnects)
- Via last: after bonding
- Cu, W, poly Si



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




leti

# Via first & Cu<sub>x</sub>Sn bonding (w/ or w/o glue)



Via first & Cu<sub>x</sub>Sn alloy bonding



K. Williams et al., 3D Architectures for Semiconductor Integration and Packaging Conf., 31oct-2nov 2006, SF, CA





RTI, Pitch ~20µm, die-to-wafer, glue layer for fine pitch



Cubic Wafer, die-to-wafer, 25µm pitch

J. Trezza et al., 3D Architectures for Semiconductor Integration and Packaging Conf., 31oct-2nov 2006, SF, CA

cea



Fraunhofer IZM,  
Pitch <15µm

B. Wunderle et al, MRS fall 2006


© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



**leti**

MINATEC

2007





**IMEC, Pitch ~10µm**

P. De Moor et al., MRS fall 2006

**cea**



# Via first & Cu thermo-compression (w/ or w/o glue)

**Via first & Cu thermo-compression bonding**





**RPI, with glue**

J. Lu et al., MRS Spring 2005



P. Morrow et al., AMC 2004

**Intel, Pitch <10µm**



**Tezzaron, Pitch ~10µm**

R. Patti et al., RTI Conf., 2006,

© CEA 2006. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




**leti**

MINATEC

2007


# Via first & SiO<sub>2</sub> direct bonding

Via first & SiO<sub>2</sub>  
bonding with  
connection



CMOS Back End of Line

CMOS Back End of Line



**Ziptronix, SiO<sub>2</sub> bonding (DBI™), pitch <10μm**

P. Enquist et al., 3D Architectures for Semiconductor Integration and Packaging Conf., 31oct-2nov 2006, SF, CA

**cea**

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




**leti**

MINATEC


2007

# $\text{SiO}_2$ bonding & via last

Via last &  $\text{SiO}_2$  bonding




$\text{SiO}_2$





R. Chatterjee et al., IITC 2007 (To be published)

P. Leduc et al. IITC 2007 (To be published)





**CEA Léti - MINATEC / Alliance,  $\text{SiO}_2$  bonding, pitch  $\sim 5\mu\text{m}$  (SOI)**



**IBM,  $\text{SiO}_2$  bonding, pitch  $<1\mu\text{m}$  (SOI)**

A.W. Topol et al., IEDM 2006



**MIT Lincoln (SOI), 8 $\mu\text{m}$  pitch**

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA





leti


MINATEC  
2007

# $\text{SiO}_2$ bonding & Capacitance coupling

Capacitance interconnect ( $\text{SiO}_2$  bonding)



CEA Léti - MINATEC / ST / Univ. of Bologna



B. Charlet et al., MAM 2006

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



cea

# 3D IC technologies

- Generic technologies to be developed
  - **Bonding with alignment** (face-to-face and face-to-back)
  - **Si thinning** (Si bulk and SOI substrates)
  - **3D via realization**
- Design/Reliability concerns
  - **Thermal management** => specific heat spreader needed?
  - **Electrical coupling** => specific design rules needed?
- Associated metrology and characterization
  - **Wafer alignment accuracy** (during bonding)
  - **Bonding quality** (interface defects, adhesion strength)
  - **Si thinning** (thickness control, roughness, surface defects, crystalline defects, stress relaxation, wafer edge control for post-processing)
  - **Via realization** (filling quality, electrical contact, reliability)

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




leti

MINATEC  
2007

cea

# Alignment accuracy during bonding


- **Alignment accuracy** determines the pad size and, by consequence, the maximum vertical interconnect density.
- It depends on bonding technique:
  - Face-to-Face  $\Leftrightarrow$  Face-to-Back
  - Glue  $\Leftrightarrow$  Direct bonding
  - Die-to-Wafer  $\Leftrightarrow$  Wafer-to-Wafer
- It depends also on:
  - Wafer flatness
  - Wafer co-planarity
  - Heat uniformity and mechanical noise during alignment and bonding.



$$P = \Delta_{\text{pad}} + d_{\text{via}} + S_{\text{min}}$$

R. Chatterjee et al., to be published at IITC 2007

## Wafer-to-wafer alignment accuracy



P. Leduc et al., to be published at IITC 2007

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.




**leti**

MINATEC

2007

# Wafer-to-wafer alignment

- **Non-destructive alignment control** is challenging because of silicon substrate non-transparency in visible light ( $\lambda < 1\mu\text{m}$ )
- Alignment control after bonding and **before substrate thinning**:
  - **IR microscopy** needed through thinned bulk silicon
  - **Relative low resolution** ( $\lambda \sim 1\mu\text{m}$ )
- Alignment control after bonding and **after substrate thinning**:
  - **Advantage of SOI substrate** (no bulk Si left after thinning)



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



**leti**

MINATEC

2007

**cea**

# Wafer bonding quality

- **Process requirements:**

- Low temperature process, compatible with BEOL ( $T < 400^\circ\text{C}$ )
- Low interface defectivity and high interface adhesion

- **Characterization and metrology:**

- Before bonding:

- Initial wafer curvature (maximum wafer bow and wrap)
  - Surface roughness, flatness, hydrophobic properties for dielectric bonding, contamination

- After bonding:

- Interface defectivity
  - Interface adhesion

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




**leti**

MINATEC

2007

# Wafer bonding quality

- **Interface defectivity => non-destructive metrology needed**
  - Interface control through non-transparent Si bulk
  - IR and Acoustic Microscopy: low resolution ( $<\lambda$ )
  - Interface control with circuits



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



**leti**


MINATEC

2007

# Wafer bonding quality


- **Interface adhesion measurement:**
  - Wedge-opening test (Maszara technique) need to be adapted to patterned wafers (with interconnects)
  - 4-pts bending technique can be used (the correlation with Maszara technique is not obvious: different phase angle)

W.P. Maszara et al., J. Appl. Phys.,  
64 (10), Nov 1988



**Wedge-opening test**

R.H. Dauskardt et al., Eng. Fract. Mech. 61 (1998)141-162



**4-pts bending test**

**cea**

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.



**leti**

MINATEC


2007

**cea**

# Substrate thinning

- **SOI substrate:** etch stop layer
- **Si bulk substrate (thinned down to <10µm):** no etch stop layer...
- **Thickness control:**
  - In-situ metrology needed for Si thickness uniformity control and endpoint detection (FTIR spectroscopy, ...)
  - With circuits: effect of dopants, devices, etc... on thickness control (micro-focusing needed)
- **Compatibility with FEOL devices:**
  - Stress relaxation in Si (Raman Spectro.)
  - Crystalline defects in Si (chemical decoration, X-ray topography, TEM)
  - Surface contamination control (metallic contamination, particles)

## Main steps in bonded wafers thinning down



Courtesy of B. charlet

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



**leti**


MINATEC

2007


**cea**

# Substrate thinning

- **Compatibility with BEOL interconnects:** Interconnect (ULK/air-gap) mechanical integrity
- **Compatibility with 3D integration:** Bonding interface integrity if the Si thinning is performed after bonding (especially with multi-layer stacking)
- **Compatibility for post-thinning process:**
  - Wafer edge quality
  - Surface quality (roughness, contamination)



**Thinned Si Bulk (10µm)**



**Thinned SOI**


CEA Léti - MINATEC

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



# 3D Super-Via realization

- **Process requirement:**
  - BEOL thermal compatibility ( $T < 400^\circ\text{C}$ )
  - FEOL electrical compatibility: minimal capacitance coupling, metallic contamination in silicon
  - High aspect ratio (AR) => void management
- **Metrology:**
  - Etching – filling: FIB-SEM / TEM observation => deep via !!
- **Electrical characterization and Reliability:**
  - Via/Pad contact resistance
  - Thermo-mechanical stress



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




leti

MINATEC  
2007


cea

# Future of 3D ICs: Hybrid 3D ICs

- **The future of 3D ICs** consists of co-integrating nanomaterials to CMOS.
- **1st objective:** use 3D technology to increase IC functionality and performance thanks to nanomaterials properties.
- **2nd objective:** adapt actual technology to real 3D technologies with vertical devices.
- **Characterization and metrology challenges :** characterization of single nanomaterial, and characterization of nanomaterial properties in their environment.




CMOL (CMOS / Molecular)



Stan et al., VLSI Design 2006

Carbon Nanotube



Franz Kreupl, Microelectronic Engineering, Vol. 64, (1-4) Oct. 2002, Pp. 399-408

© CEA 2006. Tous droits réservés.  
Any use or utilization of the content of this document is prohibited without the prior written consent of CEA  
in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



cea

# Summary

- **3D integration** enables improvements in IC performance, power consumption, system functionality and form factor. 3D technology is an alternative solution to scaling issue in CMOS circuits.
- A lot of specific 3D technologies are being developed in parallel in research centers. Nevertheless, several **generic technologies** can be identified as **bonding with alignment**, **Si thinning** and **3D via realization**.
- Several **metrology and characterization challenges** appear:
  - **Wafer alignment accuracy** during bonding
  - **Bonding interface defectivity and adhesion control through silicon**
  - **In-situ Si substrate thickness control during Si thinning (with circuits)**, CMOS compatibility (stress, crystalline defects, ULK/Air-Gap integrity)
  - **Via realization** (filling quality, electrical contact, reliability)
- **For future Hybrid 3D ICs, characterization and metrology challenges** will be linked to the characterization of single nanomaterial properties in their environment.

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



# Acknowledgements

- To CEA-Leti people who participate to the project :

Layer transfer group: Barbara CHARLET, Marc ZUSSY, Léa DI CIOCCIO

Bonding with alignment group: Thierry ENOT, Nicolas SILLON

Patterning Group: Antonio ROMAN, Michel HEITZMANN, Olivier LOUVEAU

Deposition Group: Laurent VANDROUX, Anne ROULE, P.H. HAUMESSER

Design group: Gerald CIBRARIO, Olivier ROZEAU, Olivier THOMAS, Marc BELLEVILLE

Simulation group: Francois DE CRECY, Gilles LECARVAL, Jean-Charles BARBE

BEOL integration Group: Maxime ROUSSEAU, Sylvain MAITREJEAN

- To Alliance People who participate to the project:

Freescale Austin: Robert JONES, Scott POZDER, Ritwik CHATTERJEE, Eddie ACOSTA

STMicroelectronics Crolles: Alexis FARCY

Philips Leuven: Viet N'GUYEN

***Thank you for your attention !***

Contact: [patrick.leduc@cea.fr](mailto:patrick.leduc@cea.fr)

cea

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



You will be welcome to the  
**7<sup>th</sup> Leti Annual Review,**  
18 and 19 June 2007 at Minatec

For more information :  
[www.leti.fr](http://www.leti.fr)

**leti**

MINATEC  
POLE D'INNOVATION



cea