# IAC // R&D Gaps // Metrology Program 11-08-2023

Provide feedback and recommendations for opportunities and strategies to maximize the impact of the <u>CHIPS Metrology Program</u> in advancing semiconductor technology. The working group will review the current strategy of the CHIPS Metrology Program, and

- 1) Recommend initial areas of attention within focus area priorities,
- 2) Recommend approaches and practices for the best opportunities for metrology advances to reach <u>use in the industry</u>, or
- 3) Recommend approaches and practices to ensure integration with the **other CHIPS R&D programs**



#### Lead: Todd Younkin

Special acknowledgement to Dan Armbrust, Mukesh Khare, Ben Davis, and David LaVan







#### <u>Aug '22</u>

Facilitating US Leadership and Competitiveness through Advancements in Measurements and Standards – <u>LINK</u>

#### Jun '23

Metrology Gaps in the Semiconductor Ecosystem -<u>LINK</u>

## **Metrology Program – 7 Grand Challenges**



#### **Metrology Grand Challenges**

- **1. GC1** : Metrology for Materials Purity, Properties, and Provenance
- 2. GC2 : Advanced Metrology for Future Microelectronics Manufacturing
- **3. GC3** : Enabling Metrology for Integrating Components in Advanced Packaging
- **4. GC4** : Modeling and Simulating Semiconductor Materials, Designs, and Components
- **5. GC5** : Modeling and Simulating Semiconductor Manufacturing Processes
- 6. GC6 : Standardizing New Materials, Processes, and Equipment for Microelectronics
- 7. GC7 : Metrology to Enhance Security and Provenance of Microelectronic based Components and Products

## 7 Metrology Grand Challenges – Responding to Industry Trends

- GCs include new techniques, models (AI/ML), data management, and standards
- Consistent themes:
  - Must see through multiple layers at smaller length scales with faster timing and/or scanning rates
  - Need the fusion with modeling, simulation, and reliability that spans a wider range of products and operating conditions
  - Must adopt a broader use of the electromagnetics spectrum (EUV, THz) and build upon advances in ion/electron microscopy
  - Needed to drive the innovation and development of future materials, processes, and products



Our committee received a readout from CHIPS leadership on the 1<sup>st</sup> tranche of Metrology Program investments, primarily associated with GCs #2 and 4.

We appreciate the deliberate nature of these investments and the progress made by Marla's team.

## **Metrology Sub-Group :: Source Materials (2 of 2)**









#### <u>Aug '22</u>

Facilitating US Leadership and Competitiveness through Advancements in Measurements and Standards – <u>LINK</u>

#### Jun '23

Metrology Gaps in the Semiconductor Ecosystem -<u>LINK</u>

#### <u>Oct '23</u>

NIST MAPT Roadmap by SRC - Ch. 10 Manufacturing and Process Development Metrology - <u>LINK</u>



### **Expert Testimonials**



#### Mehdi Vaez-Iravani

Applied Materials Corp CTO Imaging & Metrology



Prof. Margaret Murnane Univ. of Colorado-Boulder Educator & Director, STROBE Center



Alan Hart Advantest Sr. Director of R&D



John Kibarian PDF Solutions President & CEO



Markus Kuhn Rigaku Corporation VP of Tech & Pathfinding; Fellow



David Su Member of Electron Device Failure Analysis Society



Prof. Paul McIntyre Stanford Univ. Educator & Assoc Lab Director, SLAC SSRL



Stefan Vogt Argonne National Laboratory Associate Division Director



**Rick Burns** Teradyne President, Semi Test Division



Kris Bertness NIST Physicist



Wen-Hsien Chuang TSMC Director of QnR and Metrology Pathfinding

11 invited speakers from industry, gov't, academia, and national labs provided expert testimony. A special thank you to those that shared their time and perspective!

## Trends / Key Points (1 of 2)

- Metrology is a <u>growing</u> % of the process steps, equipment, and costs associated with advanced semiconductor manufacturing
- "Metrology" requires equal balance and vigor for manufacturing, process, reliability, yield, and test
- The metrology program should <u>emphasize</u> :: Advanced Packaging > Wafer Metrology >>> Legacy Packaging Metrology
- <u>Hybrid metrology</u> offers the promise of both resolution and greater throughput through the marriage of complementary techniques. This includes the combination of out-of-line and in-line techniques.
- There are <u>cultural and knowledge gaps</u> between the fab, lab, and equipment providers that CHIPS R&D investments can help to close.
  - Currently, the semi metrology ecosystem is stagnant with lab and fab communities having limited interactions that accelerate or catalyze

- In advanced packaging, <u>failure is not an option</u> as you are taking known good die and then building failed system(s)
  - A top priority should be Known Good Die (KGD) combined with multi-die validation for heterogeneous integration (HI) that <u>competes economically with monolithic die</u>
  - The <u>end-use-application-based binning of chiplets</u> will become increasingly important for enabling die matching and to maximize yield in an HI package
- CHIPS R&D investments and industrial partners can provide <u>pre-competitive and prototyping samples</u> that accelerate the community by allowing for the evaluation of a technology, the gathering of nonproprietary data, debugging equipment, etc.
- NIST has a role to play as a <u>trusted hub supplier</u> for data and applied data analytics by establishing standards and metrology, such as blockchain, that enable information exchange yet provides <u>security / provenance</u> throughout the manufacturing flow

### **Define Metro Program Plans that Spans & Engages 3 Categories**



Special acknowledgement to Mehdi Vaez-Iravani, AMAT

### **3 Overarching Drivers for Communities of Practice that Serve CHIPS R&D**



Image: Intel

### **3DIC Failure Analysis**

- Focus on materials, devices, wafers
- In- and out-of-line needs
- 3D structure & composition
- Close partnerships with NSTC, engaging EDFA Society
- Emphasize GCs 1, 2, 4, and 5



Image: DARPA

#### **3DHI Test, Addressing KGD\***

- Focus on Chips & SiPs
- Test, Reliability, Models, Co-design
- Design, Yield, and Provenance
- Close partnerships with
   NAPMP & Standards
- > Accelerate 3, Emphasize 6-7



Image: Ayar Labs

### **Photonics / Optical Integration**

- Spans Wafer & Packaged System Needs
- Benchmarking, Test, Reliability
- Prototyping and Standard Flows
- Close partnership with
   NSTC & NAPMP
- Emphasize GCs 2-3, Explore 4-5

## Initial areas of attention within focus area priorities

*Crisp execution of* 1<sup>st</sup> *Tranche of Metrology Program investments....plus,* 

#### **Recommendations**

- 1. Accelerate GC3 (Adv Packaging), with a high-level emphasis on Known Good Die (KGD) for Chiplets
- 2. Place a higher priority on Failure Analysis (GCs 1, 2, 4, and 5) and Photonics (w/ GCs 2 and 3)
- 3. Create standardized contractual arrangements for industry-led engagement (MOU) and investments (CRADA), including start-up funds that amplify the program's plans and create momentum:
  - Break down the cultural and knowledge gaps between the "fab," lab, and equipment vendors
  - Balance the needs of "bench level experts" (with challenges today!) against "industry leaders" (seeking breakthrough capabilities and a longer-term competitive advantage)
  - Seek partners who can transition capabilities into HVM\*

#### **Recommendations**

- CHIPS R&D investments and industrial partners should provide <u>pre-competitive and prototyping samples</u> <u>that accelerate</u> the metrology community - allowing for the evaluation of technology, the gathering of nonproprietary data, benchmarking, debugging or matching equipment, and developing protocols
- 5. Within the Metrology Program and CHIPS R&D investments, while NIST's technical focus should be on both out-of-line and in-line efforts (*industry informed*), in-line efforts should be industry-led (*NIST-supported*)
  - NIST can serve as an honest broker, a neutral / science-led partner, and funding accelerator
  - Look to the End Markets the Semi Ecosystem will not be successful unless the products succeed
  - Data is a very important consideration in these arrangements
- 6. Become a <u>trusted hub supplier for data and applied data analytics</u> by establishing standards and metrology, such as blockchain, allowing for <u>exchange with security / provenance</u> throughout the manufacturing flow
- 7. <u>Events</u> Tie your updates and engagement plans to NSTC (/NAPMP) annual or semi-annual reviews and these industrially-relevant conferences: <u>IEDM</u> (wafer), <u>ECTC</u> (pkg), <u>OFC</u> (photonics), & <u>FCMN</u> (metrology)

#### **Recommendations**

- 8. Priority should be on <u>enabling the R&D programs</u> of the NSTC and NAPMP, serving in a consultive role as Tech Centers are established. Priorities should be on reviewing metrology requirements, leveraging existing and new domestic capabilities coming on-line, or seeking synergy in the development of new capabilities
- 9. NIST and the Metrology Program can serve as a **trusted hub supplier** for standards, data format, secure data exchange, and applied data analytics into new, smarter models
- 10. CHIPS R&D investments should <u>capture the IP rights</u> of metrology inventions by the Metrology Program, NSTC, NAPMP, etc. such that IP can be <u>licensed to industrial partners</u> in the Metrology community to accelerate technology impact

## **All Recommendations**

- 1. Accelerate GC3 (Adv Packaging), with a high-level emphasis on Known Good Die (KGD) for Chiplets
- 2. Place a higher priority on Failure Analysis (GCs 1, 2, 4, and 5) and Photonics (w/ GCs 2 and 3)
- 3. Create standardized contractual arrangements for industry-led engagement (MOU) and investments (CRADA), including start-up funds that amplify the programs plans and create momentum:
  - Break down the cultural and knowledge gaps between the "fab," lab, and equipment vendors
  - Balance the needs of "bench level experts" (with challenges today!) against "industry leaders" (seeking breakthrough capabilities and a longer-term competitive advantage)
  - Seek partners who can transition capabilities into HVM\*
- 4. CHIPS R&D investments and industrial partners should provide pre-competitive and prototyping samples that accelerate the metrology community allowing for the evaluation of technology, the gathering of nonproprietary data, benchmarking, debugging or matching equipment, and developing protocols
- 5. Within the Metrology Program and CHIPS R&D investments, while NIST's technical focus should be on both out-of-line and in-line efforts (industry informed), in-line efforts should be industry-led (NIST-supported)
  - NIST can serve as an honest broker, a neutral / science-led partner, and funding accelerator
  - Look to the End Markets the Semi Ecosystem will not be successful unless the products succeed
  - Data is a very important consideration in these arrangements
- 6. Become a trusted hub supplier for data and applied data analytics by establishing standards and metrology, such as blockchain, allowing for exchange with security / provenance throughout the manufacturing flow
- Events Tie your updates and engagement plans to NSTC (/NAPMP) annual or semi-annual reviews and these industrially-relevant conferences: <u>IEDM</u> (wafer), <u>ECTC</u> (pkg), <u>OFC</u> (photonics), & <u>FCMN</u> (metrology)

10. CHIPS R&D investments should capture the IP rights of metrology inventions by the Metrology Program, NSTC, NAPMP, etc. such that IP can be licensed to industrial partners in the Metrology community to accelerate technology impact

<sup>8.</sup> Priority should be on enabling the R&D programs of the NSTC and NAPMP, serving in a consultive role as Tech Centers are established. Priorities should be on reviewing metrology requirements, leveraging existing and new domestic capabilities coming on-line, or seeking synergy in the development of new capabilities

<sup>9.</sup> NIST and the Metrology Program can serve as a trusted hub supplier for standards, data format, secure data exchange, and applied data analytics into new, smarter models

# **Supporting Information**

## **Metrology Needs for Inline Measurement and Simulation**

Category	Item	Gap/Challenge	Metrology Needs
Inline measurement	Monolayer/ 2D Composition	<ul> <li>Not fast and cost effective enough for inline monitoring (XPS, XRF, Raman, XRD,)</li> <li>Interface monitoring lacks sufficient materials contrast</li> </ul>	<ul> <li>High throughput and cost-effective solutions</li> <li>High contrast and quantitative solutions for interface monitoring</li> </ul>
	3D Structure	<ul> <li>Complex 3D structures (GAA, CFET,)</li> <li>High-aspect-ratio structures (aspect ratio &gt; 10)</li> <li>Insufficient sensitivity and contrast for small dimensions</li> </ul>	<ul> <li>Innovative high signal-to-noise ratio solutions and cost-effective for small dimension structure (small volume and low contrast)</li> <li>Low correlation between targeted parameters and underlayer structure</li> <li>Profile monitor of high aspect ratio measurement (top/middle/bottom CDs, depth)</li> </ul>
	3D Composition	<ul> <li>Not fast and cost effective enough for inline monitoring (XPS, XRF, Raman, XRD,)</li> <li>Complex 3D structures (GAA, CFET,)</li> <li>Modeling is required for 3D structures</li> </ul>	<ul> <li>High throughput and cost-effective solution</li> <li>A model-less solution for 3D composition and structures</li> </ul>
	Machine Learning	<ul> <li>Current machine learning approaches are still not robust enough for inline measurement</li> <li>Serves as a "black box" and is not easily used to aid analysis</li> </ul>	<ul> <li>Robust and reliable solutions</li> <li>User-friendly to inline troubleshooting</li> <li>Good tool matching solutions</li> </ul>
Simulation/ Automation	Simulation/ Automation	<ul> <li>Model building can be complicated and it is not easy to input data measured from different tools</li> </ul>	<ul> <li>Automation with machine learning and AI for fast and reliable data measurement</li> <li>Standardized data format from different tools for multi-domain simulation with built-in models</li> </ul>

## **Metrology Needs for Advanced Packaging**

Category	ltem	Gap/Challenge	Metrology need
Advanced Packaging	3D Physical Analysis	<ul> <li>Deeply buried in complex 3DIC structures</li> <li>Thermomechanical data collection (i.e., warpage, thermal resistance)</li> <li>Non-destructive methods are a must or preferred</li> </ul>	<ul> <li>Tomographic strain analysis capability</li> <li>&lt;100nm-level XY resolution/10nm-level Z resolution to detect hairline cracks, delamination, defects, and voids in structures and joints</li> <li>Wafers and die on wafer/frame warpage measurement with &lt;1um resolution</li> <li>Measurement on 3D profile of structures such as uniformity of u-bumps in a 12inch wafer within 10 minutes with 0.1um resolution</li> <li>Material/mechanical property measurements before- &amp; post-reliability burn-in tests including enhancement from specimen preparation</li> <li>High throughput for 3D Xray imaging (3 to 5 seconds per 1.2mm X 1.2mm field of view)</li> <li>Overlay/alignment measurement with accuracy better than 20nm</li> </ul>
	3D Compositional Analysis	<ul> <li>Detects surface water absorption only with 1% resolution</li> <li>Can only measure surface layer or need pretreatment to remove the top layer, and then down to the area of interest</li> </ul>	<ul> <li>Detect surface water absorption (surface humidity &amp; bonding water) with resolution of 0.1%</li> <li>Non-destructive in-layer composition/thickness analysis with whole wafer scanning for solder mask, oxide, and polyimide</li> </ul>
	Thermal Analysis	<ul> <li>High power consumption on AI or HPC chips that need optimization of heat dissipation on chip design and testing</li> <li>Prefer non-invasive with no-embedded sensor</li> <li>Rapidly increasing structure size/complexity</li> </ul>	<ul> <li>Thermal property or thermal resistance measurements of multi-layered materials</li> <li>Heat dissipation or thermal profile measurements on 3DICs</li> </ul>

## **Metrology Needs for Lab Analysis**

Category	ltem	Gap/Challenge	Metrology need
Si Process	True 2D Surface Imaging	<ul> <li>High resolution for surface topography</li> <li>Lack of good materials contrast – especially for materials with low mass-density such as Carbon, Si oxide and Si nitride</li> </ul>	<ul> <li>Need innovative solution to generate and collect mass contrast signals from top 5Å surface with 2Å lateral resolution</li> </ul>
	3D Structural Analysis	<ul> <li>Complex 3D structure with high aspect ratio (GAA, CFET,)</li> <li>Sub-surface or buried structure</li> <li>Cannot resolve actual 3D stress/strain field</li> <li>Lack of contrast for low mass density materials</li> <li>Insufficient depth resolution</li> <li>Non-destructive is a must or preferred</li> </ul>	<ul> <li>Metrology with Angstrom or nm resolution, mass contrast signals, and high throughput to detect structure integrity</li> <li>Tomographic strain analysis capability</li> <li>Surface characterization with atomic resolution</li> </ul>
	3D Compositional Analysis	<ul> <li>Current techniques are not fast and cost effective enough</li> <li>Complex 3D structure with high aspect ratio (GAA, CFET,)</li> <li>Sub-surface or buried structure</li> <li>Some techniques use high electron dosage – sample damaged easily. EELS signal favorable for light elements and EDS signal favorable for heavy elements. Resolution limited at ~2nm.</li> <li>Non-destructive is a must or preferred</li> </ul>	<ul> <li>Metrology with high sensitivity on dopant-level additives (10<sup>14-15</sup> atoms/cm2) &amp; chemical bonding, often in nm-thick layers for high-Z and low-Z material</li> </ul>
Circuit Debug	Fault isolation	<ul> <li>Current optically-based techniques (emission, stimulation) do not have enough resolution and not work for new device architectures/materials such as buried power rails, 2D materials, or III-V materials</li> </ul>	<ul> <li>New techniques (emission, stimulation) to provide better spatial resolution of ~100nm</li> <li>New techniques to temporarily stimulate single device (can recover within msec) for new device architectures/materials such as buried power rails, 2D materials, III-V materials in addition to Si or SiGe</li> <li>New techniques (emission, stimulation) to isolate devices with vertical stacked structures such as CFET</li> </ul>