



Accelerating the next technology revolution


# Mask Metrology – Current and Future Challenges

Greg Hughes

*SEMATECH*

*257 Fuller Road Suite 2200*

*Albany, NY 12203*




# Outline



- Mask Making Process Flow
- Process Control – Enabled by Metrology
- Metrology in the Real Pattern Environment
- Challenges of Changing Environment
- Key Take-away Points

# Photomask – In use




Mask  
Substrate/Blank

Patterned Mask

Wafer Printing

- Substrate Cutting
- Polishing
- Flatness Metrology
- Absorber Deposition
- Defect Metrology
- Resist Coat
- Patterning
- Develop
- Absorber Etch - Resist Strip
- CD Metrology
- Registration Metrology
- Defect Inspection
- Repair
- Repair Qualification
- Pellicle
- Defect Inspection
- Wafer Print
- Wafer Inspect
- Wafer CD and Overlay


# Substrate to Blank Fabrication




Metrology Needed  
 Flatness  
 Absorber Quality  
 Defects

<i>Year of Production</i>	<i>2010</i>	<i>2013</i>	<i>2016</i>	<i>2019</i>
<i>(contacted)</i>	45	32	23	16
<i>Defect size (nm) [N] *</i>	36	25	18	13
<i>Blank flatness (nm, peak-valley) [O]</i>	165	117	83	59


# Mask-Making Process Flow




1 GENERATE PATTERN




2 DEVELOP RESIST




3 ETCH CHROME




4 REMOVE RESIST




5 MEASURE CRITICAL DIMENSIONS




6 MEASURE FEATURE PLACEMENT




7 INITIAL CLEAN




8 INSPECT FOR DEFECTS



9 REPAIR



10 PRE-PELLICLE CLEAN



11 APPLY PELLICLE



12 Defect Inspection

Metrology Required on the Product (Every Mask)

CD  
Registration  
Defect Inspection

Year of Production	2007	2010	2013
DRAM/ ½ pitch (nm)	68	45	32
Mask magnification [B]	4	4	4
Sub Res feature size (nm)	107	71	50
Registration	8.2	5.4	3.8
MEEF isolated lines	1.6	2.2	2.2
CD uniformity (nm, 3 sigma)	3.3	1.8	1.4
MEEF contacts	3.5	4	4
CD uniformity (nm, 3 sigma)	3.2	1.9	1.3
Defect size (nm) [N] *	55	36	25

Metrology P/T 0.1

# Process Control – Enabled by Metrology



Metrology best close to the point of generation

## Pattern Writing

CD

Registration

## Pattern Etching

CD

Registration – Stress Pattern Stress relief

## Defect Creation – Everywhere

Substrate, Blank, Resist Coating, e-beam, Develop, Etching, Cleaning

Substrate Cutting
Polishing
Flatness Metrology
Absorber Deposition
Defect Metrology
Resist Coat
Patterning
Develop
Absorber Etch - Resist Strip
CD Metrology
Registration Metrology
Defect Inspection
Repair
Repair Qualification
Pellicle
Defect Inspection
Wafer Print
Wafer Inspect
Wafer CD and Overlay

# Best Process Control – CD



## Today

### Global Signatures

Full-loop feedback

-Based on final metrology

- Second mask fabrication

  - Dose map correction to the mask writer

- Grayscale mask correction

  - Pixer's CDC™ – tool by Carl Zeiss

- Customer (stepper uniformity correction)

- Mean correction – biasing write data - second mask

### Fine Pattern Signatures

- e-beam proximity correction

- Wafer OPC


No feedback loops today

  - Redo – wafer OPC – big effort not done





  - Keep process constant (unique writers, etchers, etc., of process)

## Future

- Post-develop metrology for feed-forward correction – mean



# Pixer's CDC™ CD Correction



# Best Process Control – Registration



Metrology best close to the point of generation

## Registration Signatures

### Pattern Writing

- Pattern registration global
- Charging, mask placement sag shifts, mask clamping or slipping
- Fine shot placement

### Pattern Etching

- Absorber stress relief
- Pattern-dependent registration error

### Pellicle Application


- Re-apply or improve process

## Registration Correction – Second Mask

- Global terms
- Writing the second mask with corrected registration grid

## Future –

- Calculate stress errors, charging errors and correct before writing the mask



# Best Process Control – Defects



Metrology best close to the point of generation

## Defect Creation – everywhere


- Substrate
- Blank
- Resist Coating
- e-beam
- Develop
- Etching
- Cleaning

## Defect Correction

- Find, repair, qualify repair
- Second mask and hope
- Analysis and improve the process

## Future Approach (some now)

- Institute control of each process step and tool
- Continued sorting quality at each step
- Mapping defect locations  
and placing pattern to correct for defect



# Defects Analysis - Metrology



- Locate the defect such that it can be found in metrology tool
- Analysis of the defect
  - SEM / EDACS / AFM
  - Issue – Smaller defects less material to study
    - Often things that cause small defects cause big ones
  - Pareto of defects
  - Understanding of process and tool to see what needs fixing or redesign


# EUV Mask - Defect Size Requirement



ITRS 2008 update

Year of production	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020
DRAM 1/2 pitch (nm) (contacted)	40	36	32	28	25	23	20	18	16	14
Flash 1/2 pitch (nm) (contacted)	32	25	25	23	20	18	16	14	12	11
Defect size	32	29	25	23	20	18	16	14	13	11

- 25 nm defects must be eliminated
- Identifying the source of defect is very challenging
- Even at 70 nm, only 30~50% of the defects' elements can be identified







# Demo Results – Non-conductive Surface (1)




EDX (current system)

Auger



CC.226.spe: Photomask 908AGC30 - Defect 4  
2009 May 1 10.0 kV 0 FRR  
O1/Area1/1 7.9556e+005 max 1.31 min PHI



Defect Identified as Cr

\* Plate ID: 908AGC30, quartz substrate with thin Ir coating

# Metrology in the Real Pattern Environment








- Most metrology works best with special targets



- Not the true story


- Real patterns
- Real pattern loading and environment




# Real Mask Cross Sections





Binary




EAPSM



AAPSM



High-T



CPL

# Challenges of Changing Environment




SEM images of the mask no longer represent the wafer image  
MEEF – Driven by different Illuminations

- OPC Patterns
- Subresolution Patterns
- Source Mask Optimization Patterns
- Inverse Lithographic Patterns


# Combination OPC




# Source Mask Optimization Challenge





Design Layout



Mask Design



# Inverse Lithography Masks



A portion of the 65nm metal 1 design (a) is converted to a pixelated phase mask design (b), where red represents  $180^\circ$  phase shift pits and green represents  $0^\circ$ , and projected by the stepper forming the resist image in (c).


WaferNews source: Intel Corp.

# Common Solution




- Wafer Lithography?
- AIM Metrology
  - Represents real Imagery
  - Does not tell what the problem is


# Aerial Imaging




Mask Layout




Wafer Print



Aerial Image



**Setting 1: Disiar Illumination**  
CDU = 12.5 nm ( $3\sigma$  @ mask)



**Setting 2: Annular Illumination**  
CDU = 74.2 nm ( $3\sigma$  @ mask)

Aerial imaging  
•Shows what wafer will image  
  
But it needs  
Illumination to be the  
same as the stepper

# Challenges of Changing Environment





- Optical Double Patterning – Near-Term
- EUV Lithography
- Imprint Lithography

# Specification Challenges



	Optical	EUVL	Imprint
<i>Year of Production</i>	2013	2013	2013
<i>DRAM ½ pitch (nm) (contacted)</i>	32	32	32
<i>MPU Gate CD control (3 sigma) (nm) [B]</i>	1.4	1.4	1.4
<i>Overlay (3 sigma) (nm)</i>	6.4	6.4	6.4
<i>Mask magnification [B]</i>	4	4	1
<i>Image placement (nm, multipoint) [F]</i>	3.8	3.8	2.1
<i>Double exposure: dual line, image placement</i>	2.7 / 0.9		
<i>Mask minimum primary feature size [D]</i>	59	59	21
<i>Mask sub-resolution feature size (nm) opaque [E]</i>	42		
<i>CD uniformity (nm, 3 sigma) isolated lines (MPU gates)</i>	1.0	2.0	1.3
<i>CD uniformity (nm, 3 sigma) contacts/vias [K]</i>	1.3	3.5	3.9
<i>Defect size (nm) [N] * (EUV I)</i>	36	26	3.2
<i>Blank flatness (nm, peak-valley) [O]</i>	175	50	126

# Optical Double Patterning – Near-Term




Off-target of DPT features :

Layer	Off-target (nm)	CDU (nm, 3 $\sigma$ )
1	1.3	3.0
2	1.6	3.3

Matching of Signatures :

Correlation Coefficient	Max Deviation (nm)
0.86	1.9



[nm]	3 $\sigma$ OVL	3 $\sigma$ d1sys	3 $\sigma$ d2sys	R <sub>sys</sub> 1/2	3 $\sigma$ sys	3 $\sigma$ res
X	4.7	2.1	2.4	0.84	1.3	4.5
y	5.8	3.1	2.2	0.91	1.5	5.6

# EUV Lithography Challenges (ieuvi.org)




## EUV Mask Infrastructure Readiness for 2010 – 2012 Pilot Lines

Feb 2009 Mask Purchasers Viewpoint  
Semiconductor, Scanner, Consortia


Color shown only if  $\geq 25\%$  respondents voted that way

	No work yet or late. WILL NOT BE READY
	Projects or Tools underway. SHOULD BE READY
	READY NOW



OVERALL, NO REAL CHANGE OVER 5 MONTHS

# EUV Substrate to Blank Fabrication



Metrology Needed  
 Flatness  
 Absorber Quality  
 Defects



<i>Year of Production</i>	<i>2010</i>	<i>2013</i>	<i>2016</i>	<i>2019</i>
<i>(contacted)</i>	45	32	23	16
<i>Defect size (nm) [N] *</i>	36	25	18	13
<i>Blank flatness (nm, peak-valley) [O]</i>	165	117	83	59
<i>EUVL Mask substrate flatness (nm peak-to-valley) [O]</i>	46	32	23	16

# Flatness Thickness Metrology and Correction




## ITRS Roadmap (2007): Requirements for Masks

All values are on the mask	2009	2013
Required Mask Image Placement (IP)	6.4nm	3.8nm
EUV Substrate Flatness	57nm	36nm
» IP contribution from Z height	5.7nm	3.6nm





# 40 nm L/S EUV Litho



# EUVL Capture with Lasertec 7360

Down to 3.5 nm high / 45 nm wide defects on ML.



Year of Production	2007	2010	2013
DRAM/ MPU 1/2 pitch (nm)	68	45	32
Pattern Defect size (nm) [N] *	55	36	25
EUVL Substrate defect size (nm)		37	32
EUVL substrate flatness (nm ptv)		46	32

# Key Take-away Points



- Metrology is the key to process control and improvement –
  - Stability of process and metrology key to improving
- Metrology of the real device pattern drive performance
- Addressing the needed metrology of the future is key to meeting the future needs
- Metrology is not only an enabler; it is a necessity

# Thanks



- SEMATECH Mask & EUV Group
  - Yun, Cha, Sohn, Linn, Gabella, Litt
- Commercial Mask and Blank manufacturers
  - Toppan, Photonics, DNP, Hoya, AGC