The "Ultimate" CMOS Device: A 2003 Perspective (Implications for Front-End Characterization and Metrology)

### Howard R. Huff and Peter M. Zeitzoff International SEMATECH Austin, TX 78741

Mar 25, 2003



2003 International Conference on Characterization and Metrology for ULSI Technology

# Agenda

- Introduction
  - MOSFET scaling drivers
- Front-end approaches and solutions
- Non-classical CMOS structures
- Summary / Trends
- Acknowledgements



INTERNATION

# Simplified Cross-Section of MOSFET Transistor Structure



Modified from P.M. Zeitzoff, R.W. Murto and H.R. Huff, Solid State Technology, July 2002



# **Integrated Circuit Historical Scaling Trends**

#### • 4K DRAM (1974)

- SiO<sub>2</sub> thickness ≈ 75-100 nm
- Channel physical length ( $L_g$ )  $\approx$  7500 nm
- Junction depth  $\approx$  several  $\mu$ m
  - Power supply = 5 V
- High-performance MPU (2003) ITRS: 100 nm technology generation
  - SiO<sub>2</sub> equivalent oxide thickness (EOT)  $\approx$  1.1 1.6 nm
  - Channel physical length ( $L_g$ )  $\approx$  45 nm
  - Extension junction depth  $\approx$  25 nm
    - Power supply = 1 V



# **Pervasiveness of Microelectronics Revolution**

- Learning curve (Haggerty)
  - Market elasticity (1960's ...)
- Moore & device scaling (Dennard –1968 -1T/1C DRAM cell)
  - Moore's Law
    - Number of transistors per chip doubles every year (1965)
      - Technology: Feature reduction
      - Design: Reduction in number of transistors per memory cell from 6 (SRAM) to 1.5 (DRAM)
    - Number of transistors per chip doubles every two years (1975)
      - Technology: Feature reduction
      - Design: No more reduction in transistors per memory cell possible. Benefits derived only from improvements in layout
- Industrial concern in mid '90s as regards fab economic constraints might reduce return on capital investment
- Int'l Technology Roadmap for Semiconductors (ITRS)
  - Focus to ensure Moore's law by realizing the roadmap
  - Expansion of economy (GWP) market elasticity (2000's) accommodates IC CAGR

# Introduction

- Moore's law and scaling lower cost per function
  - Lower power dissipation per function
  - Increased speed (intrinsic transistor gate delay)
  - Increased transistor and function density
- MOSFET scaling: processes/structures/tools
  - Meet both increased I<sub>on</sub> and Iow I<sub>off</sub> (I<sub>leak</sub>) metrics
  - Reduce  $I_{gate}$  for  $\leq$  1.5 nm gate dielectric
  - Fabrication / control for abrupt, shallow, low sheet resistance S/D extensions
  - Control short channel effects (SCE) ....
- Potential solutions & approaches:
  - Material and processes (front end): high-k gate dielectric, metal gate electrodes, elevated source / drain
  - Structural configurations: non-classical CMOS devices
    - Fully depleted, multi-gate SOI structures
    - Challenge of uniformity control in scaling body thickness and width in fully depleted SOI with decreasing L<sub>g</sub>
       SeMATECH

### 2001 ITRS Projections of EOT for High-Performance Logic and Low Standby-Power



**SeMateci** 

INTERNATIONAL



Mar 25, 2003

2003 International Conference on Characterization and Metrology for ULSI Technology

8

# ITRS Projections of V<sub>dd</sub> and V<sub>t</sub> Scaling



9

#### 2001 ITRS Projected Scaling of 1/τ and I<sub>sd,leak</sub> for High Performance & Low Standby Power (under revision)



SeMatech

10

# I<sub>dsat</sub> Trends

- $I_{dsat}$  trending slightly above 1 mA/µm for nMOS and approaching > 0.5 mA/µm for pMOS
- Concurrently, intrinsic transistor gate delay has trended below sub 1 psec for nMOS and slightly below 1 psec for pMOS as  $L_g \leq about 20 \text{ nm}$



## **Relative Chip Power Dissipation for High Performance MPU (Based on 2001 ITRS)**



12

# Agenda

- Introduction
  - MOSFET scaling drivers
- Front-end approaches and solutions
- Non-classical CMOS structures
- Summary / Trends
- Acknowledgements



INTERNATION

# **Difficult Transistor Scaling Issues**

- Previously discussed scaling results involve high-level, idealized MOSFET physics
  - Assumption: highly scaled MOSFETs with required characteristics can be successfully fabricated
- Lateral / vertical MOSFET dimensions (EOT, x<sub>j</sub>'s, spacer width, etc.) scaling down rapidly with L<sub>g</sub>
- Increasing difficulty in meeting transistor requirements with scaling
  - High gate leakage
    - Direct tunneling increases rapidly as  $\rm T_{\rm ox}$  is reduced
  - Poly depletion in gate electrode  $\Rightarrow$  increased effective  $T_{EOT},$  reduced  $I_{on}$
  - Quantum effect on near-surface charge additionally increases T<sub>EOT</sub>
  - High R<sub>series,s/d</sub> ⇒ reduces I<sub>on</sub> in scaling source / drain extension and deep source / drain junctions

INTERNATIONAL

14

SFM

## **Advanced CMOS Scaling Options**

		Metal Gate		Strained Si				
Device Type	High-k	MG	DM	SiGe	Process	R S/D	SOI	Permutations
Scaled Bulk CMOS	x	Х	Х	Х	X	Х		47
Partially Depleted	x	Х	Х	Х	Х	Х	Req'd	47
Fully Depleted	X	Х		Х	Х	Х	Req'd	31
Multi-Gate FET FinFET - 2 gates	х	Х		Х		Х	Req'd	15
MuG-FET >2 gates	Х	Х		Х		Х	Req'd	15

Courtesy of Rinn Cleavelin and Rick Wise, Texas Instruments, Inc.



# High-k Gate Dielectric Candidates (and Issues)

### • Modest k (<10)

•  $Al_2O_3$ 

Negative charge, complicated defect structure

- Medium k (10-25)
  - Group IV Oxides ZrO<sub>2</sub>, HfO
  - Low crystallization temperature, unless "doped"
  - Group III Oxides Y<sub>2</sub>O<sub>3</sub>, La<sub>2</sub>O<sub>3</sub>,...
    - Charge, epitaxial configurations
  - Silicates (Zr, Hf, La, Y, ..) SiO<sub>4</sub>
    - Lower k if too diluted with SiO<sub>2</sub>
  - Aluminates (Zr, Hf, La, Y, ..)  $Al_2O_3$ 
    - Charge issue, complicated defect structure
- High k (≥ 25)
  - Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>
    Low-barrier height

C. M. Osburn & H. R. Huff, Spring ECS Meeting, 2002, abst. #366 Mar 25, 2003 International Conference on Characterization and Metrology for ULSI Technology



# **High-K Issues**

- Process integration
  - Thermal stability of high-k material
    - Retain high-k performance with planar CMOS flow (S/D anneal temperature, ambient, oxygen partial pressure, etc.,)
      - "Replacement gate" flow useful to quickly assess materials
  - Thermal, chemical compatibility with polysilicon
    - Boron penetration
    - Metal electrode may be required
  - Interface with both Si substrate and gate electrode
    - Deposition / post process anneals modify interfacial SiO\_2 layer,  $\rm T_{EOT}$

INTERNATIONAL

17

SFMA

- Interface properties:  $D_{it}$ ,  $N_t$ ,  $Q_f$ ,  $\mu = \mu$ (interfacial SiO<sub>2</sub>)
- Leakage, reliability
- Short channel effects (SCE)⇒ fringing field effects
- New material: major challenge

# **Process - Structure - Property Relation**

- Crystalline / polycrystalline
  - Phase structure
    - Epitaxial alignment to substrate
  - Stoichiometry
  - Bond coordination
  - Morphology
  - Interfacial microroughness
- Retention of amorphicity by doping
- Mixed oxide phase separation
- Spatial inhomogeneity / periodicity in energy gap(s)



# **MOCVD HfO<sub>2</sub> CV Curve (EOT = 0.95 nm)**



Avinash Agarwal et al., (Alternatives to SiO<sub>2</sub> as Gate Dielectrics for Future Si-Based Microelectronics, 2001 MRS Workshop Series (2001) (reprinted with permission of the MRS Society)

SeMatech

INTERNATIONAL





- Effective k for above dielectric stack  $\approx$  13.5
- k for interfacial layer may be significantly greater than SiO<sub>2</sub> indicating reaction or intermixing of HfO<sub>2</sub> film with interfacial SiO<sub>2</sub>

#### "High" surface roughness at HfO<sub>2</sub> / TiN interface may contribute to high J<sub>a</sub>

INTERNATIONAL

Avinash Agarwal et al., Alternatives to SiO<sub>2</sub> as Gate Dielectrics for Future Si-Based Microelectronics, 2001 MRS Workshop Series (2001) (reprinted with permission of the MRS Society) SEMATECH

Mar 25, 2003

2003 International Conference on Characterization and Metrology for ULSI Technology

#### 2001 ITRS Projections Versus Simulations of Direct Tunneling Gate Leakage Current Density for Low Standby Power Logic (under revision)



#### **Implementation of high-k driven by low standby power logic in 2005**

Simulations by C. Osburn, NCSU and ITRS



# **Polysilicon Limitations**

- Polysilicon depletion
  - Increases effective "electrical" EOT  $\Rightarrow$  reduces  $E_{ox}$  and hence inversion charge
  - As EOT is scaled  $\Rightarrow$  poly doping must increase
    - Ge:Si facilitates increased B incorporation
- Boron penetration (PMOSFET) in thin oxides
  - Oxynitrides & reduction of (DT)<sup>0.5</sup> effective now

INTERNATIONAL

- Compatibility with high-k
- Gate resistance of thin gates (with silicide)

# **Metal Gate Electrodes**

- Metal gate electrodes potential solution when poly "runs out of steam"
  - Implement <≈ 65 nm technology node (2007)</p>
  - No depletion, very low resistance gate, no boron penetration, compatibility with high-k
- Issues
  - Different work functions for PMOS and NMOS
    - $\Rightarrow$  2 different metals required
      - Process complexity, process integration
      - Utilize one metal: tune work function via N implant (i.e., Mo)

SEN

- Plasma etching / damage of metal electrodes
- Compatibility with spacer and sidewall profile
- New materials: major challenge

Mar 25, 2003

2003 International Conference on Characterization and Metrology for ULSI Technology

# ALD HfO<sub>2</sub> / Poly-Si vs. HfO<sub>2</sub> /TaN/Al

3 nm HfO<sub>2</sub>/poly- Si transistor (Yudong Kim)



- EOT increase by poly-Si gate process comes from both top and bottom interfaces, former suppressed by metal electrode
- CV stretch-out becomes worse in HfO<sub>2</sub> / poly stacks, suggesting degraded interface quality after thermal cycle process

INTERNATIONAL

# **Source / Drain Extension Issues**

- Increasingly abrupt, shallow, heavily doped profiles required for successively scaled technologies
  - Needed for optimal devices, especially to control SCE
  - -Difficult  $\rho_{s,ext}$ - $x_{j,ext}$  tradeoffs, especially for PMOS (B)  $\Rightarrow$  difficult to control  $R_{S/D,series}$

![](_page_24_Picture_4.jpeg)

# **Source / Drain Extension Potential Solutions**

- Near-term
  - Ultra-low energy implants (< 1 KeV, B)
  - Rapid Thermal Processing (RTP) and spike anneal: reduces (DT)<sup>0.5</sup> and thermally enhanced diffusion
    - Role of residual Si<sub>i</sub> during "slow" cool-down
  - Increase dose as much as possible  $\Rightarrow$  reduced  $R_{series,s/d}$

SEN

26

- Beyond 90 nm technology generation
  - Doped, selective epi
  - Co-implant
  - Laser thermal annealing, ...

## Potential Front-end Solutions for Power Dissipation Problems, High-Performance Logic

- Increasingly common approach to concurrently meet chip power, performance and density requirements to place multiple transistor types on chip ⇒ multi-V<sub>t</sub>, T<sub>EOT</sub>, L<sub>g</sub>, X<sub>j</sub>...
  - Utilize high-performance, high-leakage transistors only in critical paths - lower leakage transistors elsewhere
  - Improves flexibility for system-on-chip (SOC)
- Electrical or dynamically adjustable V<sub>t</sub> devices (future possibility)
- Circuit and architectural techniques: pass gates, power down circuit blocks, etc.

# Agenda

- Introduction
  - MOSFET scaling drivers
- Front-end approaches and solutions
- Non-classical CMOS structures
- Summary / Trends
- Acknowledgements

![](_page_27_Picture_7.jpeg)

# **Device Metrics**

- Power
  - $P_{dynamic} = f_{clock} C_{load} V_{dd}^2 and P_{static} = N_{tr} W I_{leak} V_{dd}$
- Intrinsic transistor gate delay (speed)
  - $\tau = C_{load} V_{dd} / I_{DSAT}$ 
    - I<sub>dsat</sub> (maximum saturated drain current)
      - $I_{dsat} = (W/2L_g) (3.9K_oA) (T_{EOT,INV})^{-1} \mu_{eff} (V_G V_T)^2 (long-channel, ideal)$
      - W and  $\rm L_g$  device width and physical gate length
      - $T_{EOT,INV}$  = equivalent oxide thickness in inversion

•  $T_{EOT} = (k_{high k} / k_{SiO2}) T_{phys}$ 

-  $\mu_{\text{eff}}$  = mobility, generally determined in long-channel device (g\_m)

INTERNATIONAL

29

SFMA

- $V_G V_T$  = gate overdrive, where  $V_G$  is voltage applied to gate  $(V_G \Rightarrow V_{dd})$  and  $V_T$  is threshold voltage
- Transconductance
  - $g_m = (W/L_g) (3.9K_oA) (T_{EOT,INV})^{-1} \mu_{eff} V_{dd} (long-channel, ideal)$
  - Sub-threshold swing  $\Rightarrow$  Inverse slope of In I<sub>D</sub> versus V<sub>G</sub>

#### • Drain-induced-barrier-lowering (DIBL)

Mar 25, 2003

2003 International Conference on Characterization and Metrology for ULSI Technology

# Limits of Scaling Planar, Bulk MOSFETs

- 65 nm technology generation ( $L_g = 25 \text{ nm}, 2007$ )  $\Rightarrow$  beyond
  - Increased difficulty meeting device metrics with classical planar, bulk CMOS (even with material and process solutions: high k, metal electrodes, elevated source/drain ....)
    - Control of SCE
    - Impact of quantum effects
    - Dopant stochastic variations (number and spatial location in channel)
    - Need for enhanced mobility, I<sub>d,sat</sub>
    - Impact of high substrate doping
    - Control of series source / drain resistance (R<sub>series,s/d</sub>)
    - Other contributors
- Alternative structures (non-classical CMOS) may be required
  - Band engineered transistors ⇒ improved transport/mobility
  - Ultra thin body SOI
  - Multi- gate SOI Including FinFET and Vertical FETs

![](_page_29_Picture_14.jpeg)

### **Electrostatic Scaling - Channel Leakage (I<sub>off</sub>)**

![](_page_30_Figure_1.jpeg)

![](_page_30_Picture_2.jpeg)

Mar 25, 2003 2003 International Conference on Characterization and Metrology for ULSI Technology

Jim Hutchby

# High Resolution TEM Showing 30 nm Channel Length

#### **Polysilicon Gate**

![](_page_31_Figure_2.jpeg)

13 layers of Si atoms consumed to create 3.5nm SiO2

#### 30 nm Channel Length 78 columns of Si atoms

odonor atom

• acceptor atom

SEMATECH

Courtesy of Yoshi Nishi / Dick Chapman

### Representative Theoretical and Universal Mobility Curve

![](_page_32_Figure_1.jpeg)

33

# **Mobility Considerations**

#### Theoretical

- Low electric field
  - Unscreened (by inversion layer free carriers) ionized dopant scattering centers in silicon
- High electric field
  - Surface acoustic phonons
  - Surface microroughness
    - H x L (where *H* is height of surface undulation and L is undulation correlation length)
  - Remote scattering by high-k phonons (modulated by interfacial SiO<sub>2</sub>)
- Experimental adders (not presently theoretically modeled)
  - Interfacial and high k bulk traps
  - Crystalline inclusions in amorphous high k gate dielectric
  - N, AI and other elemental (interface) scatterers
  - Remote scattering due to gate electrode
- Universal curve ignores scattering from ionized dopants
  INTERNATION

SFM^

### Band Engineered MOSFETs: Surfacechannel Strained-Si MOSFET Structures

![](_page_34_Figure_1.jpeg)

- + Increased effective mobility, increased I<sub>on</sub>
- Difficult integration issues, manufacturability
- Compatibility with ultra-thin body SOI
- Cost

Judy Hoyt, MIT

![](_page_34_Picture_7.jpeg)

#### Electron Mobility Enhancement in Strained Si MOSFETs (Rim.et al., IEDM 1998)

![](_page_35_Figure_1.jpeg)

Electron mobility enhancement of ~ 1.8X persists up to high E<sub>eff</sub> (~ 1MV/cm)
 Strained-Si allows "moving off" universal mobility curve

INTERNATIONAL

36

SEMATECH

Judy Hoyt, MIT
#### **Strained Si:Ge**

# HIGH MOBILITY DEVICES -STRAINED Si CHANNELS:



SEMATECH

37



#### **Strained Si Device Structures**

modified band structure of Si under biaxial tensile strain ==> enhanced mobility



need relaxed Si<sub>1-x</sub>Ge<sub>x</sub> with 0.15<x<0.35





Strained Si on SiGe

"Strained" silicon

INTERNATIONAL SEMATECH 38

P.M. Mooney, et al., presented at the American Physical Society Meeting, Austin, TX, March 3-7, 2003

# **Electron Transport in** ε**MOS**™



Courtesy of Matt Currie AmberWave Systems Corp.

Mar 25, 2003 2003 International Conference on Characterization and Metrology for ULSI Technology

39

INTERNATIONAL

SEMA

## **Hole Transport** in ε**MOS**<sup>™</sup>



INTERNATIONAL

40

SEMA

AmberWave Systems Corp.

# **εMOS™ Electronic Structure**



## Type II Band Offset ⇒ V<sub>t</sub> Shift

Courtesy of Matt Currie AmberWave Systems Corp.



#### **Defect Control: SiGe Virtual Substrates**



AmberWave Systems Corp.

INTERNATIONAL SEMATECH 42

## **Systems Substrate Technology**

- Underlying misfit dislocation array affects local epitaxial growth rates
- "Crosshatch" surface roughness can be problematic for device manufacturability
  - Photolithography
  - Optical metrology

Courtesy of Matt Currie AmberWave Systems Corp.



## **Substrate Technology**



**RMS Roughness before CMP : 50-100 Å** 

After CMP : <2 Å

INTERNATIONAL

44

SeMati

# Proprietary planarization & regrowth process is a key differentiator of AmberWave substrate technology

Courtesy of Matt Currie AmberWave Systems Corp.

# **Strained Silicon: XTEM**



#### Well-controlled introduction of misfit dislocations results in a high quality relaxed SiGe substrate for strained Si

Courtesy of Matt Currie AmberWave Systems Corp.

INTERNATIONAL SEMATECH 45

#### **Drain Current versus Source-Drain Voltage**



K.A. Jenkins and K. Rim, *Measurement of the Effect of Self-Heating in Strained-Silicon MOSFETs*, Electron Dev. Lett., **23**, 360-362 (2002) (© 2002, IEEE) Mar 25, 2003



#### Strained-Si PMOSFET on SiGe-on-Insulator



T. Mizuno et al., IEDM, 934-936 (© 1999, IEEE)



#### Strained-Si PMOSFET on SiGe-on-Insulator



T. Mizuno et al., IEDM, 934-936 (© 1999, IEEE)



# Limits of Scaling Planar, Bulk MOSFETs

- 65 nm technology generation ( $L_q = 25 \text{ nm}, 2007$ )  $\Rightarrow$  beyond
  - Increased difficulty meeting device metrics with classical planar, bulk CMOS (even with material and process solutions: high k, metal electrodes, elevated source/drain ....)
    - Need for enhanced mobility, I<sub>d,sa t</sub>
    - Control of SCE
    - Impact of quantum effects
    - Dopant stochastic variations (number and spatial location in channel)

INTERNATIONAL

49

- Impact of high substrate doping
- Control of series source / drain resistance (R<sub>series,s/d</sub>)
- Others
- Alternative device structures (non-classical CMOS) may be required
  - Band engineered transistors  $\Rightarrow$  improved transport/mobility
  - <u>Ultra thin body SOI</u>
  - Multi- gate SOI Including FinFET and Vertical FETs



#### **Transistor Structures**



- + Wafer cost / availability
- SCE scaling difficult
- High doping effects and statistical variation
- Parasitic junction capacitance

- + Lower junction cap
- + F.B. performance boost
- F.B. history effect
- SCE scaling difficult
- Wafer cost/availability

- + Lower junction cap
- SCE scaling difficult
- High R<sub>series,s/d</sub>⇒raised S/D
- Sensitivity to Si thickness (very thin)
- Wafer cost/availability

#### References:

- 1. P. Zeitzoff, J. Hutchby and H. Huff, Internat. Jour. High Speed Electronics & Systems
- 2. Mark Bohr, ECS Meeting PV 2001-2, Spring, 2001

sematech 50

# Short-channel MOSFET: DIBL

#### or: Drain-Induced Barrier Lowering



J-P Colinge, U.California., Davis



#### **Electrostatic Scaling - Channel Leakage (I<sub>off</sub>)**



Jim Hutchby







## Ground-plane SOI MOSFETs

INTERNATIONAL

53

SEMATECH

J-P Colinge, U.California., Davis

# **E-Field lines**



# Regular SOI MOSFETDouble-gate MOSFE

J-P Colinge, U.California., Davis



#### Schematic Cross Section of Planar Bulk, UTB SOI and DG SOI MOSFET



55

#### Ultra-Thin Body, Fully Depleted Single and Double-Gate Transistors: Pros and Deltas



56



57

# **Simulation of Multiple-Gate SOI MOSFETs**



58

#### **Double-Gate Transistor Structures**



#### **Tri-gate Relaxes T<sub>Si</sub> Requirement of Single-gate**



2003 International Conference on Characterization and Metrology for ULSI Technology

#### **Tri-gate Relaxes W<sub>Si</sub> Requirement of Double-gate**



61

2003 International Conference on Characterization and Metrology for ULSI Technology

#### **PI-Gate / OMEGA Gate Structure**



J-P Colinge, U.California., Davis



#### TSMC's Ω-gate (IEDM'02)



Figure 6. (a) I<sub>d</sub>-V<sub>g</sub> and (b) I<sub>d</sub>-V<sub>d</sub> characteristics of the 0.7 V version of the 25 nm L<sub>g</sub> CMOS Ω-FETs. Channel width, W, is defined as H<sub>g</sub>.

INTERNATIONAL SEMATECH 63

#### Quantum Wire MOSFET (UCL SOI Conf., 1995)



64





J-P Colinge, U.California., Davis







# One Can Utilize Multiple Fins to Enhance Transistor Total Drive Current



T-J. King and C. Hu, UC/Berkeley and Mark Bohr, ECS Meeting PV **2001-2**, Spring, 2001



#### **Other 3-D Transistor Structures**

Vertical FET (one type of double-gate MOSFET)





Agere '02

REF: Mark Bohr, ECS Meeting PV 2001-2, Spring, 2001

Silicon on Nothing (SON): localized buried oxide (BOX)





STM '01



S. Monfray et al., IEDM, 645-648 (2001) (© 2002, IEEE)

#### Other 3-D Transistor Structures (con't) Agere '02



Jack Hergenrother et. al., 50 nm Vertical Replacement-Gate (VRG) nMOSFETs with ALD HfO<sub>2</sub> Gate Dielectrics, Semiconductor Silicon/2002, ECS **PV 2002-2**, 929-942 (2002) Reproduced by permission of The Electrochemical Society, Inc.



# Agenda

- Introduction
  - MOSFET scaling drivers
- Front-end approaches and solutions
- Non-classical CMOS structures
- Summary / Trends
- Acknowledgements



# 2001 ITRS Key MOSFET Scaling Results

- High-performance logic
  - Average 17%/yr improvement in 1/ $\tau$  attained
  - I<sub>sd,leak</sub> very high, particularly for 2007 and beyond
    - Chip static power dissipation scaling an issue
    - Assumption:  $I_{gate} \leq I_{sd,leak} \Rightarrow$  unacceptably large  $I_{gate}$  under revision
- Low standby power logic
  - Very low I<sub>sd,leak</sub> target met
    - $I_{gate} \leq I_{sd,leak} \Rightarrow I_{gate}$  low, but difficult to achieve
  - 1/τ scales considerably slower (14%) than highperformance MPU

#### ITRS MOSFET targets are chosen to aggressively drive technology scaling

71

## Summary

- MOSFET device scaling "raw material" for meeting projected overall chip power, performance, and density requirements
  - Goals/requirements/tradeoffs jointly established between designers and technologists
  - Considerable design innovation and focus required, even with aggressive technology scaling
- Scaling goals vary for different applications
  - High-performance logic driven by transistor speed requirements
    - Result: high speed, but high leakage, static power dissipation issues
  - Low standby power logic driven by transistor leakage requirements
    - Result: lower speed than high-performance logic
- Material and process potential solutions include high-k gate dielectric, metal gate electrodes, elevated source / drain, spike annealing, and eventually, novel S/D annealing and doping
  - High-k needed first for low standby power (mobile) chips in ~ 2005
- Structural configurations: non-classical CMOS
- Material, process and structural solutions pursued in parallel and may be combined in "ultimate," end-of-roadmap device
  - $L_g \leq 10$  nm MOSFETs anticipated end of ITRS in 2016 (if not earlier)

 L<sub>g</sub>~10 – 20 nm experimental devices reported in literature and simulations indicate 5 nm or less feasible
SFMATECH

72
# Summary

- Gate stack is a multi-element arrayed structure wherein high-k and metal electrodes must be successfully integrated into planar, scaled CMOS processes
  - Extremely stringent material, electrical and integration challenges
- Impact of surface clean and wafer pre-conditioning prior to high-k deposition as well as post-deposition anneal (temperature, time and partial pressure of oxygen in ambient) significantly impacts EOT and leakage
- Control of electrical charges incorporated at interfaces and bulk high-k during high-k deposition /anneals critical
- Mobility complicated compilation of various contributors
- Interactive effects within Gate Stack process modules and IC fabrication process requires utmost attention to achieve requisite IC performance characteristics

SFMATECH

73

Mar 25, 2003 2003 International Conference on Characterization and Metrology for ULSI Technology

## **Non-Classical CMOS Summary**

- Planar bulk CMOS <  $L_g \approx 25$  nm scaling difficult
  - Enhanced mobility required
    - Strained Si on relaxed or strained Si:Ge may be potential solution
- Key issues:
  - Effectiveness of planar bulk CMOS scaling regime
    - Working devices with  $L_g \approx 10-20$  nm recently noted
  - Effective non-planar solutions must rectify very difficult process issues for multi-gate, FD ultra-thin SOI
  - Control short-channel effects by gate shielding
  - $Lg \approx 5$  nm may be possible with FD ultra-thin body SOI without excessive band-to-band tunneling
- Ultimate MOSFET (L<sub>g</sub> < 10 nm) may be lightly doped channel, ultra-thin body SOI (multiple fins) with high-k gate dielectric, multi-gate metal electrodes (mid-gap work function), elevated source / drain, strained Si, etc. ⇒
  "ultimate" CMOS device

74

Mar 25, 2003 International Conference on Characterization and Metrology for ULSI Technology

#### Evolving Trends of Alternative Novel Device Structures Beyond CMOS

#### Requirements

- Capability to be integrated with Si-CMOS
- Room-temperature operation
- Capability for SOC, including gigabytes of memory storage
- Portable capability, with opportunity for large-scale market

#### Examples (non-ranked)

- Opto-electronic system (with multi-layered epitaxial structures)
- Spintronics
- Self-assembled nanostructures (including molecular structures)
- Nanowire arrays
- Microclusters/quantum dots in "SiO<sub>2</sub>" (in higher-dimensional matrix)
- Carbon nanotubes
- Cellular automata
- Fullerenes
- Single-electron structures
- Optical computers
- DNA computers
- Quantum computers

Mar 25, 2003

2003 International Conference on Characterization and Metrology for ULSI Technology





Mar 25, 2003

2003 International Conference on Characterization and Metrology for ULSI Technology

76

### **MOSFETS Below 10 nm: Quantum Theory** Konstantin K. Likharev – NanoMES 2003<sup>\*</sup> – Tempe, AZ

- "Room-temperature devices with gate length (L<sub>g</sub>) as short as 5 nm still have high transconductance and relatively small DIBL effects and thus may be suitable for nearly all digital applications. Moreover, transistors with L<sub>g</sub> as small as 2.5 nm may still feature voltage gain above unity and hence may be the basis for digital electronics
- However, all characteristics of such devices are extremely sensitive to very small variations of their geometrical parameters (L<sub>g</sub>, T<sub>Si</sub> and T<sub>EOT</sub>) as well as single charged impurities inside (or in the immediate vicinity of the channel)
- As a result of this sensitivity, fabrication of sub-10 nm devices with acceptable yield will require extremely tight specifications, far exceeding recent ITRS projections for the year 2016"

77

\* To be published in Physica E (2003)

Mar 25, 2003 International Conference on Characterization and Metrology for ULSI Technology

#### **Emerging Technology Parametrization**



Jim Hutchby

Mar 25, 2003 2003 International Conference on Characterization and Metrology for ULSI Technology

SEMATECH

INTERNATIONAL

### **Microelectronics Revolution**

- Gordon Moore (a)
  - "But then you see the numbers or hear your company's name on the evening news ... and you are once again reminded that this is no longer just an industry, but an economic and cultural phenomenon, a crucial force at the heart of the modern world."
- Gordon Moore (b)

### – "No exponential is forever: but "forever" can be delayed!"

INTERNATIONAL

79

(a) Beyond Imagination:Commemorating 25 Years, SIA (2002) [Introduction by Gordon Moore](b) ISSCC 2003 / Session 1/ Plenary 1.1 (2003)



### **Gordon Moore**





Mar 25, 2003

2003 International Conference on Characterization and Metrology for ULSI Technology

# Agenda

- Introduction
  - MOSFET scaling drivers
- Front-end approaches and solutions
- Non-classical CMOS structures
- Summary / Trends
- Acknowledgements



Mar 25, 2003 2003 International Conference on Characterization and Metrology for ULSI Technology

### **Acknowledgements**

- Mark Bohr
- Douglas Buchanan
- Dick Chapman
- Robert Chau
- Jim Chung
- Rinn Cleavelin
- J-P Colinge
- Matt Currie
- Paolo Gargini
- Evgeni Gusev
- Jack Hergenrother
- Judy Hoyt
- Chenming Hu
- Jim Hutchby
- T- J. King

- Konstantin Likharev
- Gerry Lucovsky
- Veena Misra
- T. Mizuno
- S. Monfray
- Patricia Mooney
- Yoshi Nishi
- Carl Osburn
- Gregory Parsons
- Darrell Schlom
- Thomas Skotnicki
- Bob Wallace
- Glen Wilk
- Rick Wise
- Fu-Liang Yang

## Assistance of IC Fab line and FEP team at International SEMATECH and our colleagues at the FEP- RC, IMEC, ASM and AMAT

