



# Nanoelectronics and *More-than-Moore* at IMEC


M. Heyns  
IMEC Fellow



# Moore's Law

In 1965, Intel co-founder Gordon Moore predicted that the number of transistors on a piece of silicon would double every couple of years—an insight later dubbed “Moore’s Law.” His prediction has held true, as ever-shrinking transistor sizes have allowed exponential growth in the number of transistors on a single chip.

Moore’s Law is now a basic principle of the electronics industry, and Intel applies its principles like Moore’s Law to people to play, learn, and have fun. Whole new ways for people to play, learn, and have fun have come about as a result of Moore’s Law.




## Cost scaling Improved performance

## **Node-to-Node Transistor scaling requires:**

- 50% area reduction
- 25% performance increase @ scaled  $V_{dd}$
- 20% power reduction
- Repeats every 2-3 years

# Moore's law & transistor scaling



# Rayleigh equation defines litho roadmap

*Wavelength  $\lambda$  ↓*

$$resolution = k_1 \cdot \frac{\lambda}{NA}$$

*$k_1$  factor ↓*

## Low $k_1$ lithography ( $k_1 \geq 0.25$ )

Resolution enhancement techniques,  
process control.

## Exposure wavelength ( $\lambda$ )

436nm : g-line

365nm : i-line

248nm : Deep-UV (KrF)

**193nm : Deep-UV (ArF)**

157nm : Vacuum UV (F2)

**13.5nm: Extreme UV (EUV)**



*Lord Rayleigh*

*NA ↑*

## Projection lens NA

Dry lithography :  $\leq 0.93$



Immersion lithography :  $\leq 1.35$

EUV lithography:  $0.25 - 0.32NA$

# What is EUV lithography ?

The EUV radiation (13.5nm) is strongly absorbed by all known materials and gases. As a consequence:

- The **optics** must be **reflective** and fully contained in **vacuum**
- The **reticle** must be **reflective** too, and **no pellicle** can be used to keep the possible defects out of focus.
- All mirrors (including the reticle) use an alternating stack of Mo/Si layers with a theoretical maximum reflectivity (under normal incidence) of only 74%. Keeping the mirror count to a minimum is a priority.
- Lots of EUV **intensity** is **lost** (high power is needed).



**CRITICAL ISSUES:** source power, masks and resists

# EUV performance

28nm L/S

30nm IL

32nm LES

32nm CH

12.4mJ/cm<sup>2</sup>  
LER = 4.2nm

11.8mJ/cm<sup>2</sup>

LES = 15nm

14.8mJ/cm<sup>2</sup>


Local CDU: 1.2nm

Good process window for 28nm L/S


Good photo speed and good resist profiles

# EUV extendability

## Self-aligned double patterning



# Moore's law & transistor scaling



# Research challenges

## *Technology complexity increases*

- Many options still to be researched
- Combination of new materials & architectures
- System/Circuit-level implications



A hand holding a small electronic component, possibly a chip or a probe, against a blurred background of laboratory equipment.

HK / MG  
Multi-Gate  
SMO  
TSV  
EUV scanner  
FBRAM  
Super-HK  
VFET  
III-V channel  
Mask-less  
Air-gap  
RRAM  
3D-NAND  
TANOS  
SAM  
HTFET  
CNT  
Graphene  
SystemCircuitTechno

MOSFET  
SiN Passivation

LOCOS  
Ion implant  
Plasma Etch

i-line Steppers  
LDD  
Silicide

KrF scanners  
CMP  
Ext / HALO  
Cu metal

ArF scanners  
SiON  
Spike RTA  
Channel strain  
USJ co-I/I  
Immersion litho  
GL: HK / MG

‘60

‘70

‘80

‘90

‘00




‘10

# Transistor scaling

## Power... Performance... Area

# Device power

From switch to dimmer



## Gate oxide leakage or tunneling current




- As oxide thins down leakage increases exponentially

Need new materials and/or new architectures !


# Device power

How to tackle the problem?


Solution → new materials  
e.g. **high-K dielectric**





# High- $\kappa$ / metal gate



Gate **First** High- $\kappa$ /Metal Gate




Gate **Last** High- $\kappa$ /Metal Gate




# Device power

From switch to dimmer



## Subthreshold leakage

- Short channel forms no effective barrier
- Threshold voltage not scaling as fast as  $V_{DD}$




Need new materials and/or new architectures !


# Fully depleted devices



FinFET




UTSOI



Quantum Well

Solution → New Architecture  
e.g., **Fully Depleted Devices**  
for better short-channel control




# Transistor scaling

# Power... Performance... Area

# Device scaling roadmap



Performance  
(power x delay)



# Device performance

## Strain engineering and high-mobility channels



	Hole mobility (cm <sup>2</sup> /Vs)	Electron mobility (cm <sup>2</sup> /Vs)
Si	430	1600
Ge	<b>3900</b>	3900
GaAs	400	<b>9200</b>
InAs	500	<b>40000</b>



# Device performance

## Strain engineering and high-mobility channels

	Hole mobility (cm <sup>2</sup> /Vs)	Electron mobility (cm <sup>2</sup> /Vs)
Si	430	1600
Ge	<b>3900</b>	3900
GaAs	400	<b>9200</b>
InAs	500	<b>40000</b>






# Selective (in STI trenches) III/V QW MOSFET

## Key Characteristics

“ART” (Aspect-Ratio-Trapping) with InP-on-Si buffer

MOCVD 8” Epi (AIXTRON), with raised (n+)-InGaAs S/D




**1<sup>st</sup> functional transistor characteristics !**

Work on-going for further improvement in buffer defectivity and doping (insulation)

# High mobility channel materials

## Co-integration with standard Si CMOS



1. **Selective growth** of (Si)Ge and/or III/V in STI trenches
2. **High- $\kappa$  gate stack** for low EOT
3. Self-aligned **doped raised S/D** for contacts
4. Further **strain engineering** for mobility boost




# p QW FET

High hole mobility for III-Sb p-channel

InSb followed by GaSb has the largest hole mobility compared to Ge, InGaAs and GaAs


Optimized structural stack quality

The **AlSb interfacial layer** plays a key role in the growth of high quality QW stack




Band alignment of  
GaSb – AlSb – InAs


# What's next ?



# Exploratory devices: TunnelFETs




Ge-source n-TFET      InAs-source ( $\text{In}_{0.6}\text{Ga}_{0.4}\text{As}$ ) p-TFET



■ : silicon  
■ : germanium  
■ : indium-arsenide

HTFET schematic view




Heterojunction TFET boosts the ON current by increasing the source tunneling efficiency by using low bandgap material in the source

Tunnel-FET basic idea: *use the band-to-band tunneling in p-i-n device as an energy filter to overcome the 60mV/decade subthreshold slope limitation*

ON/OFF switching determined by band-to-band tunneling at source side

# Exploratory devices: TunnelFETs




- Extensive modeling effort to calibrate tunneling efficiency (using P-i-N diodes)
- Enable exploration of new device concepts
- Integration of demonstrators (vertical & horizontal) in progress

# The pinch-off nanowire MOSFET




## A junctionless device

- Negative gate voltage will push the majority carriers (electrons) to the middle of the wire. For sufficient negative gate voltage the channel is pinched off.
- No source and drain needed



**NMOSFET ON**  
 $V_G \gg V_T > 0$   
Electron density profile



**pinch-off MOSFET ON**  
 $V_G = 0 > V_T$   
Electron density profile





DIBL (nPOFET)  $\approx$  DIBL (nMOSFET)  $\approx 177 \text{ mV/V}$   
SS ( nPOFET)  $\approx$  SS (nMOSFET)  $\approx 60 \text{ mV/dec}$

# Integration of CVD graphene

~1x1 cm<sup>2</sup> die w/TaN markers  
E-beam lithography  
Liftoff metallisation  
O<sub>2</sub> plasma etching




# Integration of CNTs in interconnects





Chiodarelli N. et al., J. Electrochem Soc, 157 (10) (2010)

Demonstration of CNT interconnects in Vias and contacts

# DRAM scaling challenges





Source: Qimonda



DRAM Capacitor scaling: EOT and physical thickness scaling at target leakage current

New high-k dielectrics with  $k > 100$  and noble metal electrodes with large WF required to enable DRAM scaling below 20 nm node

# FLASH scaling challenges








Source: Micron

Floating Gate scaling: cell interference and coupling ratio (CR) reduction are the major issues when scaling and planarizing the floating gate (FG) Flash memory cell

High-k dielectrics for Inter Poly Dielectric to increase CR & FG stack engineering required to enable Flash scaling below 20 nm

# Memory program: some achievements




# Moore's law & transistor scaling

1965

2002-2003  
~ 90 nm

~ 16-14 nm



Lithography Enabled Scaling




Materials Enabled Scaling

3D Enabled Scaling



# 3D stacked interconnect




# Impact TSV proximity on transistor



Keep-Out-Zone determined to minimize TSV impact on CMOS device using TCAD model in combination with experimental data




# 3D Design path finding tool




## Path-finding

- Fast prototyping tool trades accuracy for rapid turn-around
- Based on early compact models and design rules
- Output spatially aware estimate of performance and power
- Output data for cost and thermal evaluation
- Output specs for design authoring tools


# Optical interconnects roadmap



# Optical interconnects roadmap



# Si photonics





## E-O-E transceiver : Key Features

- Single platform integrating all optical functionalities
- CMOS-like fabrication processes
- Small photonics component footprint
- 3D connectivity to CMOS wafers for improved O-E performance



# Si photonics

## Passive components library



Ring resonator





AWG Mux/Demux



Crossing




Polarization rotator




All devices are fabricated on the same platform

# More Moore vs More than Moore

## CMOS CMOS Scaling










## CMORE Multi-functional SOC/SIP



# MEMS technology options

## For tight integration with driver IC

	 SIP: Stacked die 	 SIP: F2F 	 SIP: 3D vias 	 SoC: monolithic 
Interconnect pitch	~ 50 um	~10um	~10um	~1um
Interconnect parasitics	few pF	>100fF	<100fF	few fF

### Monolithic approach:

- Most compact solution
- Best solution when needing high density interconnect and low parasitics
- Requires compatible die sizes


### 3D stacking

- Wirebond, flip chip, TSV depending on interconnect density and parasitics
- Offers more choices in MEMS technologies and die size combinations


# IMEC MEMS last technology

Different above CMOS  
MEMS approaches


	Al	Poly-SiGe
Post CMOS integration	yes	yes
Fracture strength [GPa]	0.2	> 2
Mechanical Q	low	> 10.000
Reliability	creep: hinge memory effect	No creep




CMOS integrated  
SiGe gyroscope



Bolometer:  
poly-SiGe



SiGe cantilever array




SiGe integrated  
micro-mirrors






## Poly-SiGe:

- better mechanical properties than Al: higher strength and Q factor
- better reliability properties than Al: less creep and fatigue

# II Mega pixel micro mirror chip




- 11M pixel MEMS + CMOS integration
- 8x8  $\mu\text{m}$  pitch on SiGe platform (Al coating)
- 6 kHz update rate
- Analog tilt angle control
- Extreme mirror flatness <10 nm
- No mirror fatigue & creep





# Sensors everywhere

## The 2010 Trend Watch Sensor Survey Results

### HOT SENSOR TECHNOLOGIES



March 1, 2010



**McKinsey: “Get Ready For Sensor-Driven Business Models” (March 3, 2010)**

Underlying the Internet of Things are technologies such as RFID, **sensors** and smart-phones





# Vision for sensor development

## Mission statement:

Development of ultra-low power micro/nanosensors for (bio-) chemical detection including the required read-out and driver circuits implemented in standard cleanroom environment

## Main targets

- Increased sensitivity and/or selectivity
- Ultra-low-power (< 20mW)  
→ energy autonomous
- Miniaturized integrated sensors
- Cost-effective fabrication



# Body area networks examples

## Personal healthcare & lifestyle solutions



Necklaces/patches




Watch-type



Headsets




Base Stations





# e-Nose

## Advanced sensing in complex environments

### Human olfactory system




e-nose: array of non-specific, cross-reactive sensors combined with an information processing system





Adsorption → Extra mass  
Swelling → Stress


→ Lower Frequency



# e-Nose: low power is the key



e-Nose: from vision to reality:



$w = 100 \mu\text{m}$   
 $L = 500 \mu\text{m}$   
 $h = 8 \mu\text{m}$   
Coating: PMMA  
Detection: Optical Beam  
**Power = 2 mW**

**$10^{-5}$  frequency shift / %EtOH**

**Die = 8.8 mm x 8.8 mm, 160 resonators**




$w = 65 \mu\text{m}$   
 $L = 750 \mu\text{m}$   
 $h = 500 \text{ nm}$   
Coating: PMMA  
Transduction:  
Piezoelectric actuation/detection  
**Power = 0.00017 mW  
(170 nW)**

**$2.6 \cdot 10^{-3}$  frequency shift / %EtOH**

**10.000 times more power efficient**  
**260 times responsivity increase**

# Energy storage



## Thin film

### Miniature

<~1g  
 <~0.1cm<sup>3</sup>  
 10uAh-1mAh  
*disposable & autonomous systems*



**Emerging Technologies**  
 ~1 cm<sup>2</sup>; 1mAh

## Battery packs

### Portable

~10-100g  
 1-10cm<sup>3</sup>  
 10mAh-1Ah  
*portable electronics*



### Mobile

~1kg-100kg  
 0.1-1m<sup>3</sup>  
 10Ah-100Ah  
*automotive transportation*




### Storage for micro systems:

- All Solid-State devices (integrated systems)
- Microelectronic fabrication techniques



### Size determines total capacity:

- High energy density even more important for small form systems



# 3D charge storage roadmap and application drivers

## Module development:



## Application drivers:

- Decaps on interposer (3D)
- Solid-State Ultracapitors
- Prismatic Battery cells targeting high-P with competitive E-density
- Battery cells targeting durability and safety (extended temperature window)
- Battery on foil (large area)
  - small-form batteries, micro batteries
  - Smart solar modules
- Microsystems
  - Autonomous wireless sensors (WATS)

# **Conclusions**

**Nano-electronics will continue to drive innovation in many fields.**

**Societal progress will be enabled by the merger of nano-electronics, nano-technologies, bio sciences and energy efficient technologies.**

**Global collaboration including entire value chain is required to address the huge R&D challenges.**