

# Low K & Ultra Low K Metrology comes to the rescue

Don Frye, Carol Mohler
Semiconductor Fab Materials
1712 Building
The Dow Chemical Company
Midland, MI, USA





# Acknowledgements

SEZ – Leo Archer for the cleaned structures.

J. Waeterloos and Scott Cummings for the Hybrid data.

C. Woods and A. Beech for the TEM data

Brian Landes for the SAX data.

D. Gidley, U of Mich. for the PALS data.



\* Trademark of The Dow Chemical Co.





## **Outline**

- Introduction
- ©Potential Materials

Spin-on vs CVD

Low K

Ultra Low

- ©Integration Schemes & and some unit operations challenges
- Film Metrology
- **♥**Stack Metrology
- © Patterned Stacks
- **C**Conclusions





## **Common Low K materials**

©Dow Chemical – SiLK\* Semiconductor Dielectric Resin & porous SiLK\* Y

All Organic Thermoset Polymer. Spin on application.

First placed into commercial production by Fujitsu at the 130 nm node.

porous SiLK is being evaluated for 45 nm node.

**C**ASM − Aurora ®

Organo Silicate Glass (OSG) materials. CVD application.

• Applied Materials – Black Diamond®

OSG material. CVD application.


OSG materials. CVD application.

\*Trademark of The Dow Chemical Company.





# Why the CVD vs. Spin-on Issue is So Divisive -- MONEY







# **Organic Dielectric Films**


©SiLK film— all organic dielectric





# Cross sectional view of Fujitsu's 130nm manufacturing technology.

Hybrid ILD



Courtesy of Fujitsu Ltd






### Hybrid ILDs

Courtesy of Toshiba & Sony

# 6 Levels Cu-DD/Low-k ILD Interconnect Structure for 65nm Node High Performance SoC








# **Porous Technical Challenges**

#### **Small Pore Size**



...protection from electrical shorts



#### **Uniform Distribution**





...mechanical integrity, dielectric performance

### Metrology Help Needed Here




#### Fracture Toughness





#### **Closed Pore System**




...protection from trapped mat'ls, device yield






### **SAXS** Pore Size Distribution







## Pore Size by TEM & PALS



GPALS provides secondary confirmation of pore size

PALS	Cylindrical	Spherical	
	model	model	
Mean free path	1.8 nm	1.5 nm	

courtesy University of Michigan Positron Group


C Pores not visible by TEM

CTEM confirms absence of large pores






## **SAX - Hot Plate Bake Process Window**







# PALS – Pore Volume vs Pore Diameter for porous SiLK Y like materials








# **Hybrid integration**

- C Hybrid implies the use of 2 different inter-dielectric Materials per level
  - Via level : Coral (SiOCH)
  - Trench level: porous SiLK Y resin (org. polymer)
- Exploits the material differences to broaden process window
  - Etch selectivity, mechanical properties, Thermal Conductivities etc
  - Allows full via first allowing the highest design rule accuracy wrt misalignment
- C Hybrid allows an elegant trade-off between performance and process window







Integration vs performance



Full SiLK



Buried Etch Stop



Hybrid ILD Integration


Ease of integration

Performance






# Performance and sensitivity



"Hybrid"

K effective







16




# Low K Hardmasks can be CVD or Spin-on



Low-k w/Timed Etch



Low-k w/Etch Stop



"Hybrid"





# **Hybrid Hardmask**

©ENSEMBLE\* Dielectric Coatings is a new complimentary product to the Organic dielectric films. The material is actually an Organo-Silicate, but its inorganic properties are key here.

Material	Layer	
ENSEMBLE HM	Top Hardmask- Inorganic	
ENSEMBLE EB	Etch buffer layer - Organic	
ENSEMBLE CS	CMP Stop - Inorganic	
ENSEMBLE ES	Etch Stop Layer - Inorganic	

<sup>\*</sup>Trademark of The Dow Chemical Co.





# **Integrated Stack Concept**


#### Alternating Chemistries in the Dielectric Stack

- Facilitates pattern formation in Etch
- Only requires 2 chemical families simplifies module development (etch and clean)
  - SiLK, EB hydrocarbon --> O2 etch
  - ES, CS, HM Organosilicate--> CFx/CHxFy etch
- Entire stack of dielectric layers applied in one pass on a spin track
- The layers are optimized for compatibility





# TEM of all Spin on Stack








## Patterned Spin on Stack

Are we ready for barrier deposition?



SILK
ENSEMBLE ES


SiLK


Photo courtesy of IMEC/Philips Research Leuven





### All Spin On BEOL - porous-SiLK/ENSEMBLE Pattern Stack









# RI changes of SiLK films after wet clean

Cleaner	% change in Refractive Index	
ACT® NE-28	-0.24	
ACT BNE-8000	-1.03	
ACT BNE-8500	-0.36	
ACT 970	0.12	
ACT XT 1100	1.73	

®Trademark of Ashland-ACT





## RI changes of porous SiLK films after wet clean

Cleaner	% change in Refractive Index
ACT® NE-28	-1.51
ACT BNE-8000	-0.33
ACT BNE-8500	5.32
ACT 970	0.07
ACT XT 1100	-0.73





# RI changes of ENSEMBLE films after wet clean

Cleaner	% change in Refractive Index
ACT® NE-28	-0.0
ACT NE-89	-0.88
ACT NE-111	0.0
ACT 970	-0.54
ACT BNE-8500	0.41





## Copper Removal from Sidewall (Wet or Dry)




photo CNET

Before Wet Clean


After Wet Clean


\* Courtesy of EKC





## Cleaning of Etched SiLK Structures





Pre-Clean

Cleaning Solution from Vendor A

Courtesy of SEZ

But, is it really clean?







#### Post Etch Clean of Porous SiLK Film



Before wet clean processing After wet clean processing






- Depending on the etch chemistry, in-situ deposition of polymers may occur
- Post etch clean removes this material prior to metallization
- Cleaning similar to dense SiLK film






Single damascene integration of SiLK dielectric and porous SiLK dielectric using the identical wet clean processing with EKC 525

# Single Damascene Integration 18 mm Meanders











# SiLK Integrated Stack



Dense SiLK Stack

Porous SiLK Stack

Spin-on ENSEMBLE CS
Spin-on porous SiLK
Spin-on ENSEMBLE ES
Spin-on porous SiLK
CVD Barrier (SiC/SiCN)



CMP copper, CMP TaN, stop on ENSEMBLE CS



# Issues to implement

**♥**Stack RI

Void fraction

Degree of Cure

Layer thickness

©Stack SAX – Porous or some other imaging of the Pores

©Barrier integration

₹3D AFM

EP


Effect Clean / process chemicals






### Optical Constant Cure Method

- Most semiconductor fabs monitor cure of SiLK films by changes in optical constants (index of refraction), using ellipsometry
- Ellipsometric measurements are non-destructive, done on-wafer
- The index of refraction at 314 nm correlates with cure level of SiLK films








(Srivatsa et al, Yield Management, 2000)






### SiLK-I/ENSEMBLE/SiLK-I/AP stack





 $1565 \pm 9 \text{ Å}$   $1.9287 \pm 0.0005$ 

 $368 \pm 15 \text{ Å}$ 






 $40 \pm 5 \text{ Å}$ 



#### SiLK-I/ES/SiLK-I/AP stack thicknesses




	<u>Ellipsometry</u>	<u>TEM</u>	<u>XRR</u>
SiLK-I	1565 ± 9 Å	$1200 \pm 60$	1545
ES	$368 \pm 15$	$370 \pm 20$	348
SiLK-I	$1513 \pm 9$	$1400 \pm 70$	1623
AP 6K	$40 \pm 5$	$30 \pm 3$	






#### Porous SiLK/ENSEMBLE stacks

#### **ENSEMBLE:**




ENSEMBLE


porous SiLK




#### porous SiLK:



 $2615 \pm 17 \text{Å}$ 



RI  $1.484 \pm 0.002$ 



Pore Volume

Volume  $26.7 \pm 0.4 \%$ 





## Conclusion

- © Spin-on Stacks will reduce the total Dielectric constant of the structure. Plus, combined with Hybrid integration good reliable structures can be made.
- Many parts of the metrology solutions are out there.
- CIntegrated Metrology does not exist yet.
  - Multilayer stack with porosity.
  - Metrology value correlated to good structures.
- CLow cost high throughput metrology has yet to be proven for 45 nm and beyond.
- CeThe CoO of the all Spin on Stacks is competitive vs CVD stacks.

