

A 3D stacked nanowire technology - Applications in advanced CMOS and beyond

T. Ernst, L. Duraffourg, C. Dupré, K. Tachi, E. Bernard, P. Andreucci, V. Maffini-Alvaro,
S. Bécu, E. Ollier, E. Colinet, P. Cherns, A. Hubert, C. Halté, C. Vizioz, S. Barnola,
J. Buckley, O. Thomas, G. Delapierre, V. Delaye, J.-M. Hartmann, M. Cassé, P. Rivallin,
M. A. Jaud, E. Saracco, M. Jublot, B. de Salvo, J.P. Colonna, S .Deleonibus and O. Faynot

*CEA/LETI, MINATEC, 17 rue des Martyrs,
38054 Grenoble Cedex 9, France*


Contact: thomas.ernst@cea.fr




Outline

- **Introduction**
- **Stacking nanowires for MOSFETs and memories**
- **Sensors**
- **Conclusion**

Thin films toward 5nm gate length ?





Nanowire for sub 22nm nodes ?





NanowireFET scalability - state of the art

C. Jahan et al, VLSI'05 – 20 x 50 nm trigate






K. H. Suk et al. IEDM'06 8x8 nm GAA nanowire




Functional 10nm ($I_{OFF} < 1\text{nA}/\mu\text{m}$) gate length ΩFETs with good electrostatic control, even with relaxed diameter and trigate configuration

Multi-Channel FET - state of the art



M.S. Kim et al., VLSI 06





Excellent static noise margin
Several technologies for levels separation:
=> Preferential oxidation
=> Wet etching
=> Dry plasma etching or HCl

N. Singh et al.,
IEDM06

Outline


- **Introduction**
- **Why stacking nanowires for MOSFETs and memories ?**
- **Sensors and hybrid CMOS**
- **Conclusion**

Building stacked nanowires ... pitch limitation 3D overbalanced



- Use of nanowires limits the available Si surface for conduction
- 3D Multi-channels: a very efficient approach to increase available surface
- Open tunable width and tunable shape possibilities

Tunable width



See for details:



T. Ernst et al, IEDM'06, '08 SSDM'07, ICIDT'08

E. Bernard et al, VLSI'08, ESSDER'07


C. Dupré et al, IEEE SOI Conference 07

Design flexibility to tune the conductance

Internal spacers



$L=50\text{nm}$ $W=50\text{nm}$




E. Bernard, N. Vulliet, B. Guillaumot, T. Ernst et al.
VLSI 2008 & Electron Device Letters Feb. 2009



CEA/LETI & STMicroelectronics collaboration on GAA/SON technology

Internal spacers reduce capacitances without impacting
 I_{ON}/I_{OFF} current

CV/I : 3D versus planar




versus



E. Bernard et al.
IEEE Trans. Elec. Device
t.b.p., June 2009

Multi-Channels CV/I outperform planar in a loaded environment



Tunable shape for flexible designs



Flexible process :


- Reduced gate capacitance (spacers)
- Independent gate nanowire (Φ iFet)
- Finfet compatible
- Excellent current drivability due to 3D: $6.5\text{ mA}/\mu\text{m}$!

Nanowires with independent gates (Φ-Fet) electrical results



Nanowires with independent gates
allows ultra-low power management

Nanowires 3D patterning




Step 1

Si/SiGe
Epitaxial growth
< t relaxation
critical thickness

Step 2

Fins definitions
Hybrid DUV/e-beam
Triming
etching
⇒ High aspect ratio

T. Ernst et al,
IEDM 06, IEDM 08



leti

SEM


Step 3

SiGe Selective
dry etch (SON)
+ thermal treatments

Def:	Mag:	07/24/07	Spot:	E-Beam:	PWD:	TH:	200 nm
TLD-S	250 kX	06.54.44	4	15.0 kV	4.838	52.0	CEA LETI IMNATEC

Rounding by hydrogen annealing

Line
roughness (3σ) 6.5 nm




3D Atomic Force Microscopy
J. Fouchet, CEA-LETI


800°C anneal

850°C anneal

E. Dornel et al., Appl. Phys. Lett. 91, 233502 (2007)








3.5 nm




Nanowires oxidation kinetics

SEM



⇒ Self-limited oxidation is used for small diameter control and variability reduction

Nanostructuration by oxidation




JP Colonna et al. To be published

**Complex 3D sub-10 nm
structures can be designed
by $(\text{Si}/\text{SiGe})_n$ lateral oxidation**



5nm Ge nanowires

EFTEM (V. Delaye/M. Jublot)




copyright: CEA- Leti

Standard on-line SEM of 10nm suspended nanowire ...




Accurate in-line
metrology for sub 10 nm
3D structures
is needed

3D Atomic Force Microscopy




[J. Foucher et al. SPIE 08]



Systematic and non destructive accurate in line method

3D nanowires TEM tomography

Rough SiGe nanowires



[P. Cherns al. EMC 08]


This conference:
P. Cherns al., **POSTER THO21**
A. Chabli et al, **invited**

**3D accurate description along the wire,
including roughness**

20

copyright: CEA- Leti

3D Flash memories (concept)




T. Ernst et al. , IEDM'08

Outline

- **Introduction**
- **Why stacking nanowires for MOSFETs and memories ?**
- **Sensors and hybrid CMOS**
- **Conclusion**

Nanowires are introduced for very sensitive mass measurement




Few molecules sensitivity can be achieved => 1 zg

23

Mass units in biology

Atomic mass unity = 1Da = 1 u $\approx 1.66053886 \times 10^{-27}$ kg

Nanowires




A-T G-C

613.4 Da

616.4 Da

Hemoglobin A molecule

66.2 kDa



NEMS




Protein PrP
(Prion)

150 kDa


Parvoviridae
viruses:
Hepatitis B

1.1 MDa




E. Coli bacteria



4.2×10^{11} Da





Nanowire used for mass detection



Capacitive actuation & detection



*Capacitive actuation & piezo-resistive
detection with nanowires Thermo-elastic actuation
& piezo-resistive detection.*




First 200 mm wafers with 3.5 millions NEMS


CALTECH & LETI VLSI NEMS Alliance

copyright: CEA- Leti


Mass resolution with nanowire



Mass resolution according to the diameter





R. He, M. Roukes et al. Nanoletters 12/08



Released nanowire
Bending oscillation

Det TLD-D | Mag 120 kX | 07/31/08 | Spot 5 | E-Beam 15.0 kV | FWD 4.728 | Tilt 52.0° | 500 nm | LETI-CEA | MINATEC

Nanowire for chemical detection




Change of Si nanowire conductance according to pH

27

Summary

- Several methods were presented to overcome some difficulties linked to 3D structures:
 - self-gate alignment
 - internal spacers
 - diameter control (oxidation ...)
 - V_T modulation/power management (by independent gates...)
- Nanowire should be seen as a natural scaling of thin film technologies and not as a one “ever ultimate” node or technology.
- New 3D nanowires matrices offer an original solution for lithography pitch limitation => possible applications to memories and CMOS
- There is a convergence between thin film nanowire CMOS and sensors technologies which open new applications opportunities.



Acknowledgements

**A part of this work is performed as part of the
IBM-STMicroelectronics-CEA/LETI-MINATEC Development Alliance**

**A part of this work is performed within
CALTECH/LETI NEMS VLSI Alliance**

Dr. T. Skotnicki, N. Vulliet and B. Guillaumot from STMicroelectronics are thanks for intensive and fruitful collaborations on SON and GAA CMOS technologies

Many thanks for fruitful collaborations on nanowires to:

Pr. M. Roukes (Caltech)

Pr. G. Ghibaudo, S. Cristoloveanu and M. Mouis (IMEP/CNRS, Minatec, France)

Pr. I. Iwai (Tokyo Institute of Technology)

Pr. P. Wong (Stanford)

Pr. C. Bonafos (CEMES/CNRS, Toulouse, France,)

Pr. A. Ionescu (EPFL, Lausanne, Switzerland)

Dr. T. Baron, B. Salem (LTM/CNRS, Minatec, Grenoble , France)

NEMSIC European Project

NANOSIL European Network

RTRA-Core

For further information on this work

Barnola, S., C. Vizcòz, et al. (2008). "Dry Etch Challenges in Gate All Around Devices for sub 32 nm Applications." *ECS Transactions* 16(10): 923-934.

Bernard, E., T. Ernst, et al. (2009). "Multi-Channel Field-Effect Transistor (MCFET)-Part I: Electrical Performance and Current Gain Analysis." *Electron Devices, IEEE Transactions on* 56(6): 1243-1251.

Bernard, E., T. Ernst, et al. (2009). "Multi-Channel Field-Effect Transistor (MCFET)-Part II: Analysis of Gate Stack and Series Resistance Influence on the MCFET Performance." *Electron Devices, IEEE Transactions on* 56(6): 1252-1261.

Bernard, E., T. Ernst, et al. (2008). "Impact of the gate stack on the electrical performances of 3D multi-channel MOSFET (MCFET) on SOI." *Solid-State Electronics* 52(9): 1297-1302.

Dornel, E., T. Ernst, et al. (2007). "Hydrogen annealing of arrays of planar and vertically stacked Si nanowires." *Applied Physics Letters* 91(23): 233502-3.

Dupré, C., T. Ernst, et al. (2008). A mobility extraction method for 3D multichannel devices. Solid-State Device Research Conference, 2008. ESSDERC 2008. 38th European.

Dupré, C., T. Ernst, et al. (2009). "Method for 3D electrical parameters dissociation and extraction in multichannel MOSFET (MCFET)." *Solid-State Electronics In Press, Corrected Proof*.

Dupré, C., A. Hubert, et al. (2008). 15nm-diameter 3D stacked nanowires with independent gates operation: Phi-FET. Electron Devices Meeting, 2008. IEDM 2008. IEEE International.

Ernst, T., C. Dupré, et al. (2006). Novel 3D integration process for highly scalable Nano-Beam stacked-channels CAA (NBG) FinFETs with HfO₂/TiN gate stack. Electron Devices Meeting, 2006. IEDM '06. International.

Ernst, T., L. Duraffourg, et al. (2008). Novel Si-based nanowire devices: Will they serve ultimate MOSFETs scaling or ultimate hybrid integration? Electron Devices Meeting, 2008. IEDM 2008. IEEE International.

Ernst, T., R. Ritzenthaler, et al. (2007). "A Model of Fringing Fields in Short-Channel Planar and Triple-Gate SOI MOSFETs." *Electron Devices, IEEE Transactions on* 54(6): 1366-1375.

Hartmann, J. M., F. Andrieu, et al. (2008). "Reduced Pressure-Chemical Vapour Deposition of Si/SiGe heterostructures for nanoelectronics." *Materials Science and Engineering: B* 154-155: 76-84.

Ollier, E., P. Andreucci, et al. (2008). NEMS based on top-down technologies: from stand-alone NEMS to VLSI NEMS. Electron Devices and Solid-State Circuits, 2008. EDSSC 2008. IEEE International Conference on.

Wacquez, R., P. Coronel, et al. (2007). A Breakthrough Electronic Lithography Process Through Si Layer for Self Aligning Gates in Planar Double-Gate Transistors for 32nm Node And Below. Solid State Devices and Materials (SSDM), Tsukuba (Japan), Japan Society of Applied Physics.