## CHIPS R&D Digital Twin Technical Standards Workshop

## DRAFT AGENDA

DAY 1: December 14, 2023 / 8:30 AM – 5:35 PM			
TIME	ΤΟΡΙΟ	PRESENTER	
7:30 – 8:30 am	Check-in		
8:30 – 8:35 am	Introduction to the workshop / review agenda / logistics	Yaw Obeng (CHIPS R&D Office)	
8:35 –8:45 am	Opening Remarks	Eric Lin (CHIPS R&D Deputy Director)	
8:45 – 9:00 am	Keynote: Leveraging CHIPS Acts public-private partnerships to evolve standards for design & manufacturing digital twins	Tom Katsioulas (Archon Design Solutions, Inc.)	
9:00 – 10:30 am	Panel 1: Tutorial on digital twin standards	Carol Handwerker (Purdue University) Moderator	
	<ol> <li>Key-takeaways after the Dec 4-5th workshop SEMI's Smart Manufacturing Initiative</li> <li>Building and managing a digital twin-based semiconductor manufacturing operation</li> </ol>	<ol> <li>Mark de Silva (<i>SEMI</i>)</li> <li>Paul Schneider (<i>Intel</i>)</li> </ol>	
	<ul> <li>semiconductor manufacturing operation</li> <li>3) IPC digital twin standards</li> <li>4) IOT/big data / digital twins for Lam Research semiconductor fabrication equipment</li> </ul>	<ul> <li>3) Matt Kelly (<i>IPC</i>) (Virtual)</li> <li>4) Krishan Chawla (<i>LAM Research</i>) (Virtual)</li> </ul>	
10:30 – 10:45 am	Break		
10:45 – 11:45 am	<b>Breakout Session 1</b> : Discuss and prioritize ideas related to panel 1	Led by SIDEM and Corner Alliance facilitators	
11:45 – 12:00 pm	Report Out from Breakout Session 1	NIST facilitators and/or workshop participants	
12:00 – 1:15 pm	Lunch		
1:15 – 2:15 pm	Panel 2: Digital Twin for supply chain – packaging, test, and security	Mark de Silva ( <i>SEMI</i> ) <i>Moderator</i>	
	<ol> <li>Simulation: atomic through virtual systems</li> <li>Closing the loop between virtual and real models</li> <li>AI for digital twin</li> <li>Secure data flow</li> </ol>	<ol> <li>Kenneth Larsen (Synopsys)</li> <li>Adam Cron (Synopsys)</li> <li>James Moyne (U. Michigan) (Virtual)</li> <li>Dave Huntley (PDF Solutions) (Virtual)</li> <li>Ken Butler (Adantest)</li> </ol>	
	5) Testing data for digital twin		
2:15 – 3:15 pm	Breakout Session 2: Discuss and prioritize ideas related to panel 2	Led by SIDEM and Corner Alliance facilitators	
3:15 – 3:30 pm	Report Out from Breakout Session 2	NIST facilitators and/or workshop participants	
3:30 – 4:00 pm	Break		
4:00 – 4:45 pm	Panel 3: What is the current state of research for digital twins?	Adam Cron (Synopsys) Moderator	

	<ol> <li>iNEMI Heterogenous Integration Modelling and Simulation TWG</li> <li>Data analytics and decision-making</li> </ol>	<ol> <li>Chris Bailey (Arizona State University)</li> <li>Raed Al-Kontar (University of Michigan)</li> </ol>
	<ul><li>methodologies specifically tailored for Internet of Things (IoT) enabled smart and connected products/systems.</li><li>Chip production improvement with digital twin</li></ul>	<ol> <li>Giulia Pedrielli (Arizona State University)</li> <li>Ramesh Karri (NYU)</li> </ol>
	<ol> <li>High-Level Approaches to Hardware and Embedded Security</li> </ol>	
4:45 –5:15 pm	<b>Breakout Session 3</b> : Discuss and prioritize ideas from panel 1, panel 2, and panel 3	Led by SIDEM and Corner Alliance facilitators
5:15 – 5:35pm	Report Out from Breakout Session 3	NIST facilitators and/or workshop participants
5:35pm	Adjourn	

DAY 2: December 15, 2023/ 8:30 AM – 12:00 PM			
8:30 - 9:30 am	PANEL 4: Summary Discussion / Takeaways from	Giulia Pedrielli (Arizona State University)	
	Day 1	Moderator	
	Questions:	Panelists:	
	<ul> <li>What are the technical standards gaps?</li> </ul>	1) Bapi Vinnakota (Open Compute Project)	
	• What information is needed to address the gaps?	2) Matt Kelly ( <i>IPC</i> ) (Virtual)	
	How do we prioritize which standards to work	3) Chen Sun ( <i>Aylar Labs</i> ) (Virtual)	
	on?	4) Mark de Silva ( <i>SEMI</i> )	
	• Who can help with the standards development	5) Debendra Das Sharma (UCle Consortium	
	effort?	Standards) (Virtual)	
	• Which SSO's should be working on these issues?		
9:30 – 10:30 am	Breakout Session 4: Discuss and prioritize ideas	Led by SIDEM and Corner Alliance facilitators	
	related to panel 4		
10:30 –11:00 am	Break		
11:00 – 12:00pm	Report Out from Breakout Session 4 and	NIST facilitators and/or workshop	
	consolidation of priorities	participants	
12:00 –12:30 pm	Discuss next steps	Yaw Obeng & Jan Obrzut (CHIPS R&D Office)	
12:30 pm	End of workshop - adjourn		