## **CHIPS R&D Chiplets Interfaces Technical Standards Workshop**

## DRAFT AGENDA

DAY 1: December 12, 2023/ 8:30 AM - 5:35 PM		
TIME	TOPIC	PRESENTER
7:30 –8:30 am	Check-in	
8:30 –8:35 am	Introduction to the workshop / review agenda / logistics	Jan Obrzut (CHIPS R&D)
8:35 –8:45 am	Welcome remarks	Subramanian Iyer (CHIPS R&D)
8:45 – 9:00 am	<b>Keynote</b> – Importance of Technical Standards in the Semiconductor Ecosystem	Kathleen Kingscott (IBM Research)
9:00 – 10:30 am	Panel 1: Tutorial on chiplets interface standards	Lalitha Immaneni ( <i>Intel</i> ) <i>Moderator</i>
	<ol> <li>Die-to-die parallel interfaces for the emerging chiplet market</li> <li>Open domain-specific architecture (ODSA) open physical and logical die-to-die interfaces for chiplets</li> <li>Standards for device test</li> <li>The realities of physical limits and prospects for 2 / 2.5 -D and 3-D interconnects</li> </ol>	<ol> <li>Elad Alon (Blue Cheeta Analog) (Virtual)</li> <li>Bapi Vinnakota (Open Compute Project)</li> <li>Sreejit Chakravarty (Ampere)</li> <li>Dev Gupta (APSTL) (Virtual)</li> </ol>
10:30 –10:45 am	Break	
10:45 –11:45 am	<b>Breakout Session 1</b> : Discuss and prioritize ideas related to panel 1	Led by SIDEM and Corner Alliance facilitators
11:45 –12:00 pm	Report Out from Breakout Session 1	Workshop participants and facilitators
12:00 –1:15 pm	Lunch	
1:15 –2:15pm	Panel 2: What is the state of the art in chiplets interfaces?	Gretchen Greene (NIST) Moderator
	<ol> <li>DARPA CHIPS standards</li> <li>Packaging and chiplet standards gaps</li> <li>Advanced packaging, assembly, test and failure analysis</li> <li>Experience and ideas for enhancing the chiplet ecosystem, die-to-die interfaces, packaging supply chain limitations, business model challenges, and optical packaging requirements.</li> </ol>	<ol> <li>Andreas Olofsson (<i>Zero ASIC</i>)</li> <li>Lalitha Immaneni (<i>Intel</i>)</li> <li>Yan Li (<i>Samsung</i>)</li> <li>Chen Sun (<i>Ayar Labs</i>)         <ul> <li>(Virtual)</li> </ul> </li> </ol>
	5) Chiplets interfaces challenges in packaging	5) Jeff Rearick ( <i>AMD</i> ) ( <i>Virtual</i> )
2:15 –3:15pm	<b>Breakout Session 2</b> : Discuss and prioritize ideas related to panel 2	Led by SIDEM and Corner Alliance facilitators
3:15 –3:30pm	Report Out from Breakout Session 2	Workshop participants and facilitators
3:30 -4:00pm	Break	

4:00 –4:45 pm	Panel 3: What is the current state of research in	Veruska Malave (NIST)
	chiplets?	Moderator
	1) Photonics packaging	1) Peter O'Brien (Tyndall Institute) (Virtual)
	2) TBD	<ol><li>Ganesh Subbarayan (Purdue University)</li></ol>
	3) Security-aware computer aided design, test, verification, validation, and reliability	3) Ramesh Karri ( <i>NYU</i> )
	4) The tradeoffs between performance and resources in natural and engineered systems	4) Pamela Abshire ( <i>U. Md</i> )
4:45 –5:15 pm	<b>Breakout Session 3</b> : Prioritize ideas from panels 1,	Led by SIDEM and Corner
	panel 2, and panel 3	Alliance facilitators
5:15 – 5:35pm	Report Out from Breakout Session 3	Workshop participants and facilitators
5:35pm	Adjourn	

DAY 2: December 13, 2023/ 8:30 AM – 12:00 PM			
8:30 –9:30 am	PANEL 4: Summary Discussion/Takeaways from Day 1	Andreas Olofsson (Zero Asic) Moderator	
	<ul> <li>Questions:</li> <li>What are the technical standards gaps?</li> <li>What information is needed to address the gaps?</li> <li>How do we prioritize which standards to work on?</li> <li>Who can help with the standards development effort?</li> <li>Which SSO's should be working on these issues?</li> </ul>	Panelists:  1) Bapi Vinnakota ( <i>Open Compute Project</i> )  2) Lalitha Immaneni ( <i>Intel</i> )  3) Chen Sun ( <i>Aylar Labs</i> ) (Virtual)  4) Melissa Grupen-Shemansky ( <i>SEMI</i> )  5) Debendra Das Sharma ( <i>UCle Consortium Standards</i> ) ( <i>Virtual</i> )	
9:30 – 10:30 am	<b>Breakout Session 4</b> : Discuss and prioritize ideas related to panel 4	Led by SIDEM and Corner Alliance facilitators	
10:30 –11:00 am	Break		
11:00 –12:00pm	<b>Report Out</b> from Breakout Session 4 and consolidation of priorities	Workshop participants and facilitators	
12:00 –12:30 pm	Discuss next steps	Jan Obrzut & Yaw Obeng (CHIPS R&D Office)	
12:30 pm	End of workshop - adjourn		